Proceedings of the Korean Institute of Information and Commucation Sciences Conference (한국정보통신학회:학술대회논문집)
- 1998.11a
- /
- Pages.141-145
- /
- 1998
Implementation of PD number representation Multi-input Adder Using Multiple valued Logic
다치 논리를 이용한 PD 수 표현 다 입력 가산기 구현
Abstract
This paper CMOS full adder design method based on carry-propagation-free addition trees and a circuit technique, so called multiple-valued current-mode (MVCM) circuits. The carry-paopagation-free addition method uses a redundant digit sets called redundant positive-digit number representations. The carry-propagation-free addition is by three steps, and the adder can be designed directly and efficiently from the algorithm using MVCM circuit. We demonstrate the effectiveness of the proposed method through simulation(SPICE).
Keywords