Proceedings of the IEEK Conference (대한전자공학회:학술대회논문집)
- 1998.06a
- /
- Pages.62-65
- /
- 1998
Parallel Implementation of Distributed Sample Scrambler
분산표본혼화기의 병렬구현
Abstract
This paper presents a method and implementation of the parallel distributed sample scrambler(DSS) in the cell-based ATM transmission environment. In the serial processing, it requires very high speed clock because the processing clock of the serial DSS is equal with the data transmission speed. In this paper, we develop a conversion method of the serial SRG(shift register generator) to 8bit parallel realization. In this case, it has a sample data processing problem which is a character of DSS. So, a theory of correction time movement is presented to solve this problem. We has developed a ASIC using this algorithm and verified the recommendation of ITU-T, I.432.
Keywords