The architecture of a multiprocessor based programmable controller with emphasis on its system bus

다중 프로세서 방식의 프로그램형 제어기의 구조와 시스템 버스

  • 김종일 (서울대학교 제어계측공학과) ;
  • 권욱현 (서울대학교 제어계측공학과)
  • Published : 1988.10.01

Abstract

The architecture of a multiprocessor based programmable controller(MBPC) is presented. It consists of a host processor, processing elements, and Input/Output processors. Some problems in implementing such architecture are also described. To resolve them, we proposed and presented INFOBUS, a system bus for MBPC. The performances of INFOBUS and MBPC are analysed using both analytic models and simulations. Some results from the analysis will be given and validated. In case of 50% of BTI(Block Type Instruction) and 4 processors, the scanning time is shown to be 0.194msec/Kstep with some reasonable assumptions.

Keywords