• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1998.06a
• /
• pp.75-78
• /
• 1998

The SONOSFET Shows low operation voltage, high cell density, anti good endurance due to modified Fowler-Nordheim tunneling as memory charge injection method. In this paper, therefore, the NOR-type Flash EEPROM composed of SONOSFET, which has fast lead operation speed and Random Access characteristics, is proposed. An 8${\times}$8 bit NOR-type SONOSFET Flash EEPROM had been designed and its electrical characteristics were verified. Read/Write/Erase operations of it were verified with the spice parameters of SONOSFETs which had Oxide-Nitride-Oxide thickness of 65${\AA}$-165${\AA}$-35${\AA}$ and that of scaled down as 33${\AA}$-53${\AA}$-22${\AA}$, respectively. When the memory window of the scaled-down SONOSFET with 8V operation was similar to that of the SONOSFET with 13V operation, the Read operation delay times of the scaled-down SONOSFET were 25.4ns at erase state and 32.6ns at program state, respectively, and those of the SONOSFET were 23.5ns at erase state and 28.2ns at program state, respectively.

• Proceedings of the KSME Conference
• /
• 2008.11b
• /
• pp.3131-3135
• /
• 2008

This paper presents an energy harvester using piezoelectric elements that is a kind of generator which converts the mechanical power to the electric one using windmill system with many PZT actuators. In this study, low frequency characteristics of the cantilever-type piezoelectric actuator are experimentally investigated. Advantages of the cantilever use are to take a very large displacement and to improve the endurance of the PZT element. The material of cantilever is an aluminum and three kinds of cantilever of which size is $150[mm]{\times}20[mm]{\times}1.5[mm]$, $170[mm]{\times}20[mm]{\times}1.5[mm]$ and $190[mm]{\times}20[mm]{\times}1.5[mm]$ were experimented, respectively. The cantilever was fixed on the vibrator. The characteristics of frequency and mass variation of cantilever end part such as 0[g], 5[g], 10[g] are investigated. Maximum voltage was outputted at the condition of $150[mm]{\times}20[mm]{\times}1.5[mm]$ and 10[g] of mass. It was confirmed that the lower natural frequency at the larger length of cantilever and at the bigger of mass is gotten.

• Proceedings of the KIEE Conference
• /
• summer
• /
• pp.806-808
• /
• 2004

The series and parallel connection is essential for increasing power ratings of resistive type for fault current limiters. To increase voltage class, components are connected in series and to increase current level to the nominal value, they are connected in parallel. There are two ways to connect components in series and parallel. First, connected in series and then the module connects to the parallel. Second, connected in parallel and the module connects to the series. We have studied for the two ways. In this paper, we particularly investigated way to connect components in parallel first This way has the advantage of inducing effective simultaneous quench without any other devices, for example, the thing which is inducing magnetic field to the limiting and shunt resistors. And also we studied for the endurance of component which is patterned to the bi-spiral for prospective fault current. It is very important to understand this, because SFCL will use as the only device to decrease burden of circuit breaker. As experimental results, limiting component patterned to bi-spiral endures fault current up to 30kA and it works well, in parallel to series connection,

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.34 no.1
• /
• pp.50-55
• /
• 2021

Copper-chromium alloys have been used as contact materials of vacuum interrupters in circuit breakers, but new materials with highly stable performance are required to break the high voltage and high current barrier due to the recent increase in breaking capacity. In this paper, a new contact material was fabricated from a ternary alloy instead of existing Cu-Cr alloys. Its breaking performance and endurance were verified from a synthetic test and compared with that of various contact materials. The test results verified that the breaking performance of the new contact material was excellent.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2012.05a
• /
• pp.78.2-78.2
• /
• 2012

최근 PRAM의 집적도 향상 및 3차원 적층에 의한 메모리 용량 향상을 위해 셀 선택 스위치로서 박막형 Ovonic Threshold Switching (OTS) 소자를 적용한 Cross bar 구조의 PRAM이 제안된 바 있다. OTS 소자는 비정질 칼코지나이드를 핵심층으로 하는 2단자 소자로서 고저항의 Off 상태에 특정 값 (문턱스위칭 전압) 이상의 전압을 가해주면 저저항의 On 상태로 바뀌고 다시 특정 값 (유지전압) 이하로 전압을 감소시킴에 따라 고저항의 Off 상태로 복원하는 특성을 갖는다. 셀 선택용 스위치로 적용되기 위해서는 핵심적으로 On-Off 상태간의 가역적인 변화 중에도 재료가 비정질 구조를 안정하게 유지해야 하며 전기적으로는 Off 상탱의 저항이 크고 또한 전류값의 점멸비가 커야 한다. GeSe는 이원계 재료로서 단수한 구성에도 불구하고 OTS 소자가 갖추어야할 기본적인 특성을 가지는 것으로 알려져 있다. 본 연구에서는 GeSe로 구성된 OTS 재료에 경원소인 질소를 첨가하여 비정질 상태의 안정성과 소자특성의 개선 효과를 조사하였다. RF-puttering 시 Ar과 $N_2$의 혼합 Gas를 사용하여 조성이 $Ge_{62}Se_{38}$ ($N_2$ : 3%)인 박막을 제작하여 DSC를 통해 결정화온도(Tx)를 확인하였고, $N_2$ gas의 함유량이 각각 1 %, 2 %, 3 %인 $Ge_{62}Se_{38}$인 박막을 전극의 접촉 부 면적이 $10{\times}10\;{\mu}m^2$인 cross-bar 구조의 소자로 제작하여 Threshold switching voltage ($V_{th}$), Delay time ($t_d$), $I_{on}/I_{off}$ 그리고 Endurance 특성을 평가하였다. DSC 분석 결과 $N_2$ 가 3 % 첨가된 GeSe 박막은 Tx가 $371^{\circ}C$에서 $399^{\circ}C$로 증가되었다. $N_2$가 1% 첨가된 GeSe 소자를 측정한 결과 $V_{th}$의 변화 없는 가운데 $I_{on}/I_{off}$이 약 $2{\times}10^3$에서 $5{\times}10^4$로 향상되었다. Endurance 특성 역시 $10^4$에서 $10^5$번으로 향상되었다. $t_d$의 경우 비정질 상태의 저항 증가로 인해 약 50% 증가되었다. 이러한 $N_2$의 첨가로 인한 비정질 GeSe 박막의 변화 원인에 대한 분석 결과를 소개할 예정이다.

• Transactions on Electrical and Electronic Materials
• /
• v.14 no.5
• /
• pp.250-253
• /
• 2013

In this paper, we fabricated 3D pillar type silicon-oxide-nitride-oxide-silicon (SONOS) devices for high density flash applications. To solve the limitation between erase speed and data retention of the conventional SONOS devices, bandgap-engineered (BE) tunneling oxide of oxide-nitride-oxide configuration is integrated with the 3D structure. In addition, the tunneling oxide is modulated by another method of $N_2$ ion implantation ($N_2$ I/I). The measured data shows that the BE-SONOS device has better electrical characteristics, such as a lower threshold voltage ($V_{\tau}$) of 0.13 V, and a higher $g_{m.max}$ of 18.6 ${\mu}A/V$ and mobility of 27.02 $cm^2/Vs$ than the conventional and $N_2$ I/I SONOS devices. Memory characteristics show that the modulated tunneling oxide devices have fast erase speed. Among the devices, the BE-SONOS device has faster program/erase (P/E) speed, and more stable endurance characteristics, than conventional and $N_2$ I/I devices. From the flicker noise analysis, however, the BE-SONOS device seems to have more interface traps between the tunneling oxide and silicon substrate, which should be considered in designing the process conditions. Finally, 3D structures, such as the pillar type BE-SONOS device, are more suitable for next generation memory devices than other modulated tunneling oxide devices.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.45 no.3
• /
• pp.51-58
• /
• 2008

This paper is a study of a prevention of power folding controller's thermal degradation. Power folding technology has been applied for many fields such as side rear vision mirror of vehicles, windshield wiper, antenna, power window. These controllers have been comprised with traditional DC moors, Switching electronic devices, and relays. But this methods have a limitation to overcome such problems of product reliability, endurance, noise margins. Therefore on this paper, to detect the movement of motor, sensing motor brush noise on a load sensing part has been used and controlling a precise RC timing control minimizes the thermal deterioration of motor. And using MOS FETs as a electronic switching device increases life-time and liability of control circuit. After testing such circuit and control method, repetition of operating time, cut-off time, wide operation voltage, power noise margin ware increased over eleven-fold.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.373-373
• /
• 2014

Resistive-change random access memory (ReRAM) device is one of the promising candidates owing to its simple structure, high scalability potential and low power operation. Many resistive switching devices using transition metal oxides materials such as NiO, Al2O3, ZnO, HfO2, $TiO_2$, have attracting increased attention in recent years as the next-generation nonvolatile memory. Among various transition metal oxides materials, HfO2 has been adopted as the gate dielectric in advanced Si devices. For this reason, it is advantageous to develop an HfO2-based ReRAM devices to leverage its compatibility with Si. However, the annealing temperature of these high-k thin films for a suitable resistive memory switching is high, so there are several reports for low temperature process including microwave irradiation. In this paper, we demonstrate the bipolar resistive switching characteristics in the microwave irradiation annealing processed Ag/HfO2/Pt ReRAM device. Compared to the as-deposited Ag/HfO2/Pt device, highly improved uniformity of resistance values and operating voltage were obtained from the micro wave annealing processed HfO2 ReRAM device. In addition, a stable DC endurance (>100 cycles) and a high data retention (>104 sec) were achieved.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2013.05a
• /
• pp.789-790
• /
• 2013

$Er_2O_3/SiO_2$ double-layer gate dielectric shows low gate leakage current and high capacitance. In this paper, we apply $Er_2O_3/SiO_2$ double-layer gate dielectric as a charge trap layer for the first time. $Er_2O_3/SiO_2$ double-layer thickness is optimized by EDISON Nanophysics simulation tools. Using the simulation results, we fabricated Schottky-barrier silicide source/drain transistor, which has10 um/10um gate length and width, respectively. The nonvolatile device demonstrated very promising characterstics with P/E voltage of 11 V/-11 V, P/E speed of 50 ms/500 ms, data retention of ten years, and endurance of $10^4$ P/E cycles.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.198-198
• /
• 2010

전하 트랩형 비휘발성 메모리는 10년 이상의 데이터 보존 능력과 빠른 쓰기/지우기 속도가 요구 된다. 그러나 두 가지 특성은 터널 산화막의 두께에 따라 서로 trade off 관계를 갖는다. 즉, 두 가지 특성을 모두 만족 시키면서 scaling down 하기는 매우 힘들다. 이것의 해결책으로 적층된 유전막을 터널 산화막으로 사용하여 쓰기/지우기 속도와 데이터 보존 특성을 만족하는 Tunnel Barrier engineered Memory (TBM)이 있다. TBM은 가운데 장벽은 높고 기판과 전극쪽의 장벽이 낮은 crested barrier type이 있으며, 이와 반대로 가운데 장벽은 낮고 기판과 전극쪽의 장벽이 높은 VARIOT barrier type이 있다. 일반적으로 유전율과 밴드갭(band gap)의 관계는 유전율이 클수록 밴드갭이 작은 특성을 갖는다. 이러한 관계로 인해 일반적으로 crested type의 터널산화막층은 high-k/low-k/high-k의 물질로 적층되며, VARIOT type은 low-k/high-k/low-k의 물질로 적층된다. 이 형태는 밴드갭이 다른 물질을 적층했을 때 전계에 따라 터널 장벽의 변화가 민감하여 전자의 장벽 투과율이 매우 빠르게 변화하는 특징을 갖는다. 결국 전계에 민감도 향상으로 쓰기/지우기 속도가 향상되며 적층된 유전막의 물리적 두께의 증가로 인해 데이터 보존 특성 또한 향상되는 장점을 갖는다. 본 연구에서는 기존의 TBM과 다른 형태의 staggered tunnel barrier를 제안한다. staggered tunnel barrier는 heterostructure의 에너지 밴드 구조 중 하나로 밴드 line up은 두 밴드들이 같은 방향으로 shift된 형태이다. 즉, 가전자대 에너지 장벽의 minimum이 한 쪽에 생기면 전도대 에너지 장벽의 maximum은 반대쪽에 생기는 형태를 갖는다. 이러한 밴드구조를 갖는 물질을 터널 산화막층으로 하게 되면 쓰기/지우기 속도를 증가시킬 수 있으며, 데이터 보존 능력 모두 만족할 수 있어 TBM의 터널 산화막으로의 사용이 기대된다. 본 연구에서 제작한 staggered TBM소자의 터널 산화막으로는 Si3N4/HfAlO (3/3 nm)을 사용하여 I-V(current-voltage), Retention, Endurance를 측정하여 메모리 소자로서의 특성을 분석하였으며, 제 1 터널 산화막(Si3N4)의 두께를 wet etching 시간 (0, 10, 20 sec)에 따른 메모리 특성을 비교 분석하였다.