• Title/Summary/Keyword: time amplifier

Search Result 459, Processing Time 0.034 seconds

Development of an Amplifier for Electronic Stethoscope System and Heart Sound Analysis (전자청진 시스템을 위한 증폭기의 개발 및 심음 신호 분석)

  • Kim, Dong-Jun;Kang, Dong-Kee
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.50 no.5
    • /
    • pp.241-246
    • /
    • 2001
  • The conventional stethoscope can not store its stethoscopic sounds. Therefor a doctor diagnoses a patient with instantaneous stethoscopic sounds at that time, and he can not remember the state of the patient's stethoscopic sounds on the next. This prevent accurate and objective diagnosis. If the electronic stethoscope, which can store the stethoscopic sound, is developed, the auscultation will be greatly improved. This study describes an amplifier for electronic stethoscope system that can extract heart sounds of fetus as well as adult and alow us hear and record the sounds. Using the developed stethoscopic amplifier, clean heart sounds of fetus and adult can be heard in noisy environment, such as a consultation room of a university hospital, a laboratory of a university. Surprisingly, the heart sound of a 22-week fetus was heard through the developed electronic stethoscope. Pitch detection experiments using the detected heart sounds showed that the signal represents distinct periodicity. It can be expected that the developed electronic stethoscope can substitute for conventional stethoscopes and if proper analysis method for the stethoscopic signal is developed, a good electronic stethoscope system can be produced.

  • PDF

Reconfigurable Wireless Power Transfer System for Multiple Receivers

  • Hwang, Sun-Han;Kang, Chung G.;Lee, Seung-Min;Lee, Moon-Que
    • Journal of electromagnetic engineering and science
    • /
    • v.16 no.4
    • /
    • pp.199-205
    • /
    • 2016
  • We present a novel schematic using a 3-dB coupler to transmit radiofrequency (RF) power to two receivers selectively. Whereas previous multiple receiver supporting schemes used hardware-switched methods, our scheme uses a soft power-allocating method, which has the advantage of variable power allocation in real time to each receiver. Using our scheme, we can split the charging area and focus the RF power on the targeted areas. We present our soft power-allocating method in three main points. First, we propose a new power distribution hardware structure using a FPGA (field-programmable gate array) and a 3-dB coupler. It can reconfigure the transmitting power to two receivers selectively using accurate FPGA-controlled signals with the aid of software. Second, we propose a power control method in our platform. We can variably control the total power of transmitter using the DC bias of the drain input of the amplifier. Third, we provide the possibility of expansion in multiple systems by extending these two wireless power transfer systems. We believe that this method is a new approach to controlling power amplifier output softly to support multiple receivers.

A novel 10 Gbit/s all-optical NOR logic gate (새로운 10 Gbit/s 전광 NOR 논리 게이트)

  • Byun, Young-Tae;Kim, Jae-Heon;Jeon, Young-Min;Lee, Seok;Woo, Duk-Ha;Kim, Sun-Ho
    • Korean Journal of Optics and Photonics
    • /
    • v.14 no.5
    • /
    • pp.530-534
    • /
    • 2003
  • A novel all-optical NOR gate is proposed and demonstrated for the first time by use of gain saturation in a semiconductor optical amplifier (SOA). It is operated by the nonlinearity of the SOA gain. Hence, to obtain sufficient gain saturation of the SOA, pump signals are amplified by an Er-doped fiber amplifier at the input of the SOA. The operation characteristics of the all-optical NOR gate are successfully measured at 10 Gbit/s.

The Design of 50 MHz~3 GHz Wide-band Amplifier IC using SiGe HBT (SiGe HBT를 이용한 50 MHz~3 GHz 대역폭의 광대역 증폭기 IC 설계)

  • 이호성;김병성;박수균
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.13 no.1
    • /
    • pp.68-73
    • /
    • 2002
  • This paper presents the implementation of wide-band RFIC amplifier operating from near 50 MHz to 3 GHz using Tachyonics SiGe HBT foundry. Voltage shunt feedback is used for the flat gain and the broad band impedance matching. Initial design parameters are calculated through the low frequency small signal analysis. Since the HBT model was not available at the design time, discrete tuning board was made for fine adjustment in the low frequency range. Fabricated amplifier shows 12 dB gain with 1 dB fluctuation and P1 dB reaches 15 dBm at 850 MHz.

Radiation-hardened-by-design preamplifier with binary weighted current source for radiation detector

  • Minuk Seung;Jong-Gyun Choi ;Woo-young Choi;Inyong Kwon
    • Nuclear Engineering and Technology
    • /
    • v.56 no.1
    • /
    • pp.189-194
    • /
    • 2024
  • This paper presents a radiation-hardened-by-design preamplifier that utilizes a self-compensation technique with a charge-sensitive amplifier (CSA) and replica for total ionizing dose (TID) effects. The CSA consists of an operational amplifier (OPAMP) with a 6-bit binary weighted current source (BWCS) and feedback network. The replica circuit is utilized to compensate for the TID effects of the CSA. Two comparators can detect the operating point of the replica OPAMP and generate appropriate signals to control the switches of the BWCS. The proposed preamplifier was fabricated using a general-purpose complementary metal-oxide-silicon field effect transistor 0.18 ㎛ process and verified through a test up to 230 kGy (SiO2) at a rate of 10.46 kGy (SiO2)/h. The code of the BWCS control circuit varied with the total radiation dose. During the verification test, the initial value of the digital code was 39, and a final value of 30 was observed. Furthermore, the preamplifier output exhibited a maximum variation error of 2.39%, while the maximum rise-time error was 1.96%. A minimum signal-to-noise ratio of 49.64 dB was measured.

Design of a New CMOS Differential Amplifier Circuit (새로운 구조를 갖는 CMOS 자동증폭회로 설계)

  • 방준호;조성익;김동용;김형갑
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.18 no.6
    • /
    • pp.854-862
    • /
    • 1993
  • All of the CMOS analog and analog-digital systems have composed with several basic circuits, and among them, a important block, the amplifier part can affect the system's performance, Therefore, according to the uses in the system, the amplifier circuit have designed as various architectures (high-gain, low-noise, high-speed circuit, etc...). In this paper, we have proposed a new CMOS differential amplifier circuit. This circuit is differential to single ended input stage comprised of CMOS complementary gain circuits having internally biasing configurations. These architectures can be achieved the high gain and reduced the transistors for biasing. As a results of SPICE simulation with the standard $1.5{\mu}m$ processing parameter, the gain of the proposed circuit have a doubly value of the typical circuit's while maintaining other characteristics(phase margin, offset, etc...). And the proposed circuit is applicated in a simple CMOS comparator which has the settling time in 7nsec(CL=1pF) and the igh output swing $({\pm}4.5V)$.

  • PDF

Near IR Luminescence Properties of Er-doped Sol-Gel Films (Er이 도핑된 졸-겔 코팅막의 발광특성)

  • Lim, Mi-Ae;Seok, Sang-Il;Kim, Ju-Hyeun;Ahn, Bok-Yeop;Kwon, Jeong-Oh
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2003.11a
    • /
    • pp.136-136
    • /
    • 2003
  • In fiber optic networks, system size and cost can be significantly reduced by development of optical components through planar optical waveguides. One important step to realize the compact optical devices is to develop planar optical amplifier to compensate the losses in splitter or other components. Planar amplifier provides optical gain in devices less than tens of centimeters long, as opposed to fiber amplifiers with lengths of typically tens of meters. To achieve the same amount of gain between the planar and fiber optical amplifier, much higher Er doping levels responsible for the gain than in the fiber amplifier are required due to the reduced path length. These doping must be done without the loss of homogeniety to minimize Er ion-ion interactions which reduce gain by co-operative upconversion. Sol-gel process has become a feasible method to allow the incorporation of Er ion concentrations higher than conventional glass melting methods. In this work, Er-doped $SiO_2$-A1$_2$ $O_3$ films were prepared by two different method via sol -Eel process. Tetraethylorthosilicate(TEOS)/aluminum secondary butoxide [Al (OC$_4$ $H_{9}$)$_3$], methacryloxypropylcnethoxysaane(MPTS)/aluminum secondary butofde [Al(OC$_4$ $H_{9}$)$_3$] systems were used as starting materials for hosting Er ions. Er-doped $SiO_2$-A1$_2$ $O_3$ films obtahed after heat-treating, coatings on Si substrate were characterized by X-ray din action, FT-IR, and N-IR fluorescence spectroscopy. The luminescence properties for two different processing procedure will be compared and discussed from peak intensity and life time.

  • PDF

Design and Fabrication of X-Band 50 W Pulsed SSPA Using Pulse Modulation and Power Supply Switching Method (펄스 변조 및 전원 스위칭 방법을 혼용한 X-대역 50 W Pulsed SSPA 설계 및 제작)

  • Kim, Hyo-Jong;Yoon, Myoung-Han;Chang, Pil-Sik;Kim, Wan-Sik;Lee, Jong-Wook
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.4
    • /
    • pp.440-446
    • /
    • 2011
  • In this paper, a X-band 50 W pulsed solid state power amplifier(SSPA) is designed and fabricated for radar systems. The SSPA consists of a driver amplifier, a high power amplifier, and a pulse modulator. The high power stage employes four 25 W GaAs FET to deliver 50 W at X-band. To meet the stringent target specification for the SSPA, we used a new hybrid pulse switching method, which combine the advantage of pulse modulation and bias switching method. The fabricated SSPA shows a power gain of 44.2 dB, an output power of 50 W over a 1.12 GHz bandwidth. Also, pulse droop < 1 dB meet the design goals and a rise/fall time is less than 12.45 ns. Fabricated X-band pulsed SSPA size is compact with overall size of $150{\times}105{\times}30\;mm^3$.

Fabrication of EEG Measuring System with High Precision Characteristics (고정밀도의 뇌파측정시스템 개발 연구)

  • 도영수;장호경;한병국
    • Progress in Medical Physics
    • /
    • v.13 no.3
    • /
    • pp.156-162
    • /
    • 2002
  • In this study, we attempted in preparing high precision EEG measuring equipment. To measure EEG in high efficiency, pre-amplifier should get high performance common mode rejection ratio. Also, separation amplifier is essential to eliminate common line noise. So, our study were pointed at elevating the efficiency of eliminating noise, user safety and low noise characteristics. Prepared high precision pre-amplifier for EEG was A/D converted to automatically classify $\alpha$ wave, $\beta$ wave and $\theta$ wave. And converted data were Fast Fourier Transformed with real time DSP (Digital Signal Processing). Clinical demonstrations were carried out with healthy students, aged between 20 to 26 who has no histories of illness. To recognize the efficiency of the EEG, prepared EEG were used with MS equipment in low stimulated state and high stimulated state. Then, we studied at the effect of sensitivity on brain wave. From this study, it is known that our EEG equipment is efficient in sensitivity evaluation and suitable stimulations for each psychological state are required.

  • PDF

Deign of Small-Area Dual-Port eFuse OTP Memory IP for Power ICs (PMIC용 저면적 Dual Port eFuse OTP 메모리 IP 설계)

  • Park, Heon;Lee, Seung-Hoon;Park, Mu-Hun;Ha, Pan-Bong;Kim, Young-Hee
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.8 no.4
    • /
    • pp.310-318
    • /
    • 2015
  • In this paper, dual-port eFuse OTP (one-time programmable) memory cells with smaller cell sizes are used, a single VREF (reference voltage) is used in the designed eFuse OTP IP (intellectual property), and a BL (bit-line) sensing circuit using a S/A (sense amplifier) based D F/F is proposed. With this proposed sensing technique, the read current can be reduced to 3.887mA from 6.399mA. In addition, the sensing resistances of a programmed eFuse cell in the program-verify-read and read mode are also reduced to $9k{\Omega}$ and $5k{\Omega}$ due to the analog sensing. The layout size of the designed 32-bit eFuse OTP memory is $187.845{\mu}m{\times}113.180{\mu}m$ ($=0.0213{\mu}m2$), which is confirmed to be a small-area implementation.