• Title/Summary/Keyword: silicon solar cell

Search Result 736, Processing Time 0.03 seconds

The effects of TCO/a-Si:H interface on silicon heterojunction solar cell (실리콘 이종접합 태양전지의 TCO/a-Si:H 계면 특성 연구)

  • Tark, Sung-Ju;Kang, Min-Gu;Park, Sung-Eun;Lee, Seung-Hun;Jeong, Dae-Young;Kim, Chan-Seok;Lee, Jeong-Chul;Kim, Won-Mok;Kim, Dong-Hwan
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2009.06a
    • /
    • pp.88-88
    • /
    • 2009
  • 실리콘 이종접합 태양전지 제작을 위한 주요 요소기술 중 TCO/a-Si:H 간의 계면 특성은 태양전지 효율을 결정하는 주요 인자이다. 일반적으로 투명전도 산화막으로는 ZnO:Al 또는 ITO 가 사용되고 있으며 Zn, In, Sn, O 등의 확산과 Si원소의 확산으로 TCO/a-Si:H 계면에서 $SiO_x$가 생성되어 태양전지 충진률을 감소시키는 영향을 미친다. 따라서 본 연구에서는 TCO/a-Si 계면에서 확산을 방지 하면서 패시베이션 역할을 하는 완충층을 삽입하여 실리콘 이종접합 태양전지의 효율을 높이는 연구를 수행하였다. 완충층으로 사용된 ZnO:Al의 수소화와 Zn 박막, $TiO_2$ 박막의 전기 광학적 특성을 분석하였고 AES 분석을 통해 $SiO_x$의 생성과 각 원소의 확산정도를 분석하고, CTLM을 이용하여 TCO/완충층/a-Si 간의 접촉저항을 측정하였다. 결과적으로 완충층으로 사용된 $TiO_2$(5nm)는 광특성에 큰 감소요인 없이 전기적 특성과 접촉저항 특성이 우수하였으며, 원소들간의 확산방지층으로도 우수한 특성을 보였다. ZnO:Al의 수소화는 SIMS 분석 결과 수소원소들이 계면쪽에 위치하지 않고 표면쪽에 다수 존재함으로써 패시베이션 특성을 크게 보이지 않았으나 AZO 박막의 전기적 특성은 크게 향상 시켰다. 그밖에 완충층으로 사용된 Zn 박막은 두께가 두꺼원 질수록 접촉저항의 감소를 가져왔으나 광학적 특성이 크게 감소하면서 효율적인 광포획 특성을 가지지 못하였다. 본 연구를 통하여 TCO/a-Si:H 간의 완충층 삽입을 통해 접촉저항을 낮추고 원소간의 확산을 억제하여 계면 패시베이션 특성을 향상 시킬수 있었다.

  • PDF

A optimum studies of TCO/p-layer for high Efficiency in Amorphous Silicon Solar cell (비정질 실리콘 태양전지 고효율화를 위한 전면투명전도막/p 최적연구)

  • Lee, Ji-Eun;Lee, Jeong-Chul;Oh, Byung-Seng;Song, Jin-Soo;Yoon, Kyung-Hoon
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2007.11a
    • /
    • pp.275-277
    • /
    • 2007
  • 유리를 기판으로 하는 superstrate pin 비정질 태양전지에서 전면투명전도막(TCO)과 p-layer의 계면이 태양전지의 효율을 내는데 가장 큰 기여를 한다. 전면투명전도막(TCO)으로 현재 일반적으로 사용되는 ZnO:Al는 $SnO_2:F$ 보다 전기,광학적으로 우수하고, 안개율(Haze)높으며, 수소 플라즈마에서의 안정성이 높은 특정을 갖고 있다. 그래서 박막 태양전지 특성향상에 매우 유리하나, 태양전지로 제조했을 때, $SnO_2:F$보다 충진율(Fill factor:F.F)과 V_{\infty}$ 가 감소한다는 단점을 가지고 있다. 본 실험실에서는 $SnO_2:F$의 F.F가 72%이 나온 반면 ZnO:Al의 F.F은 68%에 그쳤다. 이들 원인을 분석하기 위해 TCO/p-layer의 전기적 특성을 알아 본 결과, $SnO_2:F$보다 ZnO:Al의 직렬저항이 높게 측정되었다. 이러한 결과를 바탕으로 p-layer 에 R={$H_2/SiH_4$}=25로 변화, p ${\mu$}c$-Si:H/p a-SiC:H 로 p-layer 이중 증착, p-layer의 boron doping 농도를 증가시키는 실험을 하였다. 직렬저항이 가장 낮았던 p ${\mu$}c$-Si:H/p a-SiC:H 로 p-layer 이중 증착에서 Voc는 0.95V F.F는 70% 이상이 나왔다. 이들 각 p층의 $E_a$(Activation Energy)를 구해본 결과, ${\mu$}c$-Si:H의 Ea 가 가장 낮은 것을 관찰 할 수 있었다.

  • PDF

Recycling of End-of-Life Photovoltaic Silicon Modules (사용 후 태양광 실리콘 모듈의 리싸이클링)

  • Kim, Joon Soo;Cho, Jae Young;Lee, Jae Kyung;Park, Areum;Park, Jin Hyuk;Yun, Hyun Mok;Jun, Yun-Su
    • Resources Recycling
    • /
    • v.28 no.5
    • /
    • pp.19-29
    • /
    • 2019
  • Recently, it is increasing a amount of installized solar-cell rapidly, and waste Solar cell module are generated in according to the reduction of efficiency largely. Therefore, it is concerned at the environmental problems and recycling of valuable materials, greatly. The treatment processes of end-of-life photovoltaic modules are composed the disassembly of Aluminum frames, separation of Tempered glass, removal of Ethylene Vinyl Acetate and recovery of valuable Metals. For the efficient recycling, we are considered to the treatment technology seriously. And we are proposed on the general opinions according to the developing technology, EPR (Extended Producer Responsibility) problems and promotion plans for the activation of recycling industry.

The Method of improving efficiency of crystalline silicon solar cell with the thin wafer (Thin wafer를 이용한 결정질 실리콘 태양전지의 효율개선 방안)

  • Son, Hyukjoo;Park, Yonghwan;Kim, Deokyeol
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2010.11a
    • /
    • pp.50.1-50.1
    • /
    • 2010
  • 결정질 실리콘 태양전지의 원가에서 Wafer는 60~70%의 매우 높은 비중을 차지하고 있다. 많은 연구들이 원가 절감을 위하여 Wafer의 두께를 감소시키는 것에 집중하고 있다. 그러나 Wafer 두께의 감소는 태양전지의 효율 감소와 공정 진행 중에 파손율이 상승하는 등의 문제가 발생한다. 이에 본 논문에서는 결정질 태양전지 구조 중에서 24.7% 이상의 최고 변환 효율을 갖는 PERL(Passivated Emitter, Rear Locally diffuse) 구조를 대상으로 wafer 두께 감소에 따른 변환 효율 감소의 원인과 해결 방안을 제시하고자 한다. Simulation으로 확인한 결과 370 um 두께의 wafer에서 24.2 %의 효율은 50 um 두께의 wafer에서는 20.8 %로 감소함을 확인할 수 있었다. 얇아진 wafer에서 감소한 효율을 개선하기 위하여 후면 recombination velocity, 후면 fixed charge density, 후면 산화막 두께 등을 다양화하여, 각각의 경우에 대한 cell의 효율 변화를 살펴보았다. 그 결과 후면 recombination velocity, 후면 fixed charge density, 후면 산화막 두께를 최적화 하여, 각각 2.8 %p, 1.5 %p, 2.8 %p의 효율 개선 효과를 얻었다. 위 세 가지 효과를 동시에 적용하면 50 um wafer에서 370 um wafer 효율의 결과와 근접한 24.2 %의 효율을 얻을 수 있었다. 향후에는 위의 결과를 바탕으로 실제 실험을 통하여 확인할 계획이다.

  • PDF

Electrical and Optical Properties for TCO/Si Junction of EWT Solar Cells (TCO/Si 접합 EWT 태양전지에 관한 전기적 및 광학적 특성)

  • Song, Jinseob;Yang, Jungyup;Lee, Junseok;Hong, Jinpyo;Cho, Younghyun
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2010.11a
    • /
    • pp.39.2-39.2
    • /
    • 2010
  • In this work we have investigated electrical and optical properties of interface for ITO/Si with shallow doped emitter. The ITO is prepared by DC magnetron sputter on p-type monocrystalline silicon substrate. As an experimental result, The transmittance at 640nm spectra is obtained an average transmittance over 85% in the visible range of the optical spectrum. The energy bandgap of ITO at oxygen flow from 0% to 4% obtained between 3.57eV and 3.68eV (ITO : 3.75eV). The energy bandgap of ITO is depending on the thickness, sturcture and doping concentration. Because the bandgap and position of absorption edge for degenerated semiconductor oxide are determined by two competing mechanism; i) bandgap narrowing due to electron-electron and electron-impurity effects on the valance and conduction bands (> 3.38eV), ii) bandgap widening by the Burstein-Moss effect, a blocking of the lowest states of the conduction band by excess electrons( < 4.15eV). The resistivity of ITO layer obtained about $6{\times}10^{-4}{\Omega}cm$ at 4% of oxygen flow. In case of decrease resistivity of ITO, the carrier concentration and carrier mobility of ITO film will be increased. The contact resistance of ITO/Si with shallow doped emitter was measured by the transmission line method(TLM). As an experimental result, the contact resistance was obtained $0.0705{\Omega}cm^2$ at 2% oxygen flow. It is formed ohmic-contact of interface ITO/Si substrate. The emitter series resistance of ITO/Si with shallow doped emitter was obtained $0.1821{\Omega}cm^2$. Therefore, As an PC1D simulation result, the fill factor of EWT solar cell obtained above 80%. The details will be presented in conference.

  • PDF

Characteristics of metal-induced crystallization (MIC) through a micron-sized hole in a glass/Al/$SiO_2$/a-Si structure (Glass/Al/$SiO_2$/a-Si 구조에서 마이크론 크기의 구멍을 통한 금속유도 실리콘 결정화 특성)

  • Oh, Kwang H.;Jeong, Hyejeong;Chi, Eun-Ok;Kim, Ji Chan;Boo, Seongjae
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2010.06a
    • /
    • pp.59.1-59.1
    • /
    • 2010
  • Aluminum-induced crystallization (AIC) of amorphous silicon (a-Si) is studied with the structure of a glass/Al/$SiO_2$/a-Si, in which the $SiO_2$ layer has micron-sized laser holes in the stack. An oxide layer between aluminum and a-Si thin films plays a significant role in the metal-induced crystallization (MIC) process determining the properties such as grain size and preferential orientation. In our case, the crystallization of a-Si is carried out only through the key hole because the $SiO_2$ layer is substantially thick enough to prevent a-Si from contacting aluminum. The crystal growth is successfully realized toward the only vertical direction, resulting a crystalline silicon grain with a size of $3{\sim}4{\mu}m$ under the hole. Lateral growth seems to be not occurred. For the AIC experiment, the glass/Al/$SiO_2$/a-Si stacks were prepared where an Al layer was deposited on glass substrate by DC sputter, $SiO_2$ and a-Si films by PECVD method, respectively. Prior to the a-Si deposition, a $30{\times}30$ micron-sized hole array with a diameter of $1{\sim}2{\mu}m$ was fabricated utilizing the femtosecond laser pulses to induce the AIC process through the key holes and the prepared workpieces were annealed in a thermal chamber for 2 hours. After heat treatment, the surface morphology, grain size, and crystal orientation of the polycrystalline silicon (pc-Si) film were evaluated by scanning electron microscope, transmission electron microscope, and energy dispersive spectrometer. In conclusion, we observed that the vertical crystal growth was occurred in the case of the crystallization of a-Si with aluminum by the MIC process in a small area. The pc-Si grain grew under the key hole up to a size of $3{\sim}4{\mu}m$ with the workpiece.

  • PDF

Generation of Charged Clusters and their Deposition in Polycrystalline Silicon Hot-Wire Chemical Vapor Deposition (열선 CVD 증착 다결정 실리콘에서 전하를 띈 클러스터의 생성 및 증착)

  • Lee, Jae-Ik;Kim, Jin-Yong;Kim, Do-Hyeon;Hwang, Nong-Moon
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2005.11a
    • /
    • pp.561-566
    • /
    • 2005
  • Polycrystalline silicon films were deposited using hot wire CVD (HWCVD). The deposition of silicon thin films was approached by the theory of charged clusters (TCC). The TCC states that thin films grow by self-assembly of charged clusters or nanoparticles that have nucleated in the gas phase during the normal thin film process. Negatively charged clusters of a few nanometer in size were captured on a transmission electron microscopy (TEM) grid and observed by TEM. The negatively charged clusters are believed to have been generated by ion-induced nucleation on negative ions, which are produced by negative surface ionization on a tungsten hot wire. The electric current on the substrate carried by the negatively charged clusters during deposition was measured to be approximately $-2{\mu}A/cm^2$. Silicon thin films were deposited at different $SiH_4$ and $H_2$ gas mixtures and filament temperatures. The crystalline volume fraction, grain size and the growth rate of the films were measured by Raman spectroscopy, X-ray diffraction and scanning electron microscopy. The deposit ion behavior of the si1icon thin films was related to properties of the charged clusters, which were in turn controlled by the process conditions. In order to verify the effect of the charged clusters on the growth behavior, three different electric biases of -200 V, 0 V and +25 V were applied to the substrate during the process, The deposition rate at an applied bias of +25 V was greater than that at 0 V and -200 V, which means that the si1icon film deposition was the result of the deposit ion of charged clusters generated in the gas phase. The working pressures had a large effect on the growth rate dependency on the bias appled to the substrate, which indicates that pressure affects the charging ratio of neutral to negatively charged clusters. These results suggest that polycrystalline silicon thin films with high crystalline volume fraction and large grain size can be produced by control1ing the behavior of the charged clusters generated in the gas phase of a normal HWCVD reactor.

  • PDF

Fabrication of Microwire Arrays for Enhanced Light Trapping Efficiency Using Deep Reactive Ion Etching

  • Hwang, In-Chan;Seo, Gwan-Yong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.454-454
    • /
    • 2014
  • Silicon microwire array is one of the promising platforms as a means for developing highly efficient solar cells thanks to the enhanced light trapping efficiency. Among the various fabrication methods of microstructures, deep reactive ion etching (DRIE) process has been extensively used in fabrication of high aspect ratio microwire arrays. In this presentation, we show precisely controlled Si microwire arrays by tuning the DRIE process conditions. A periodic microdisk arrays were patterned on 4-inch Si wafer (p-type, $1{\sim}10{\Omega}cm$) using photolithography. After developing the pattern, 150-nm-thick Al was deposited and lifted-off to leave Al microdisk arrays on the starting Si wafer. Periodic Al microdisk arrays (diameter of $2{\mu}m$ and periodic distance of $2{\mu}m$) were used as an etch mask. A DRIE process (Tegal 200) is used for anisotropic deep silicon etching at room temperature. During the process, $SF_6$ and $C_4F_8$ gases were used for the etching and surface passivation, respectively. The length and shape of microwire arrays were controlled by etching time and $SF_6/C_4F_8$ ratio. By adjusting $SF_6/C_4F_8$ gas ratio, the shape of Si microwire can be controlled, resulting in the formation of tapered or vertical microwires. After DRIE process, the residual polymer and etching damage on the surface of the microwires were removed using piranha solution ($H_2SO_4:H_2O_2=4:1$) followed by thermal oxidation ($900^{\circ}C$, 40 min). The oxide layer formed through the thermal oxidation was etched by diluted hydrofluoric acid (1 wt% HF). The surface morphology of a Si microwire arrays was characterized by field-emission scanning electron microscopy (FE-SEM, Hitachi S-4800). Optical reflection measurements were performed over 300~1100 nm wavelengths using a UV-Vis/NIR spectrophotometer (Cary 5000, Agilent) in which a 60 mm integrating sphere (Labsphere) is equipped to account for total light (diffuse and specular) reflected from the samples. The total reflection by the microwire arrays sample was reduced from 20 % to 10 % of the incident light over the visible region when the length of the microwire was increased from $10{\mu}m$ to $30{\mu}m$.

  • PDF

Sintering Characteristics of Si/SiC Mixtures from Si Waste of Solar Cell Industry (태양광(太陽光) 산업(産業)에서 발생(發生)하는 Si/SiC 혼합물(混合物)의 소결특성(燒結特性) 연구(硏究))

  • Kwon, Woo Teck;Kim, Soo Ryong;Kim, Younghee;Lee, Yoon Joo;Kim, Jong Il;Lee, Hyun Jae;Oh, Sea Cheon
    • Resources Recycling
    • /
    • v.22 no.3
    • /
    • pp.28-35
    • /
    • 2013
  • The recycling of the Si/SiC mixture sludge obtained from solar cell industry is very significant, environmentally and economically. The sintering characteristics of Si/SiC mixture sludge was studied for the purpose of recycling. In this study, to understand sintering behavior, SiC content in the Si/SiC mixture was controlled using an air separator. Various Si/SiC mixtures having different SiC contents were sintered using carbon black, clay and aluminum hydroxide as sintering aids. Physical properties of Si/SiC mixture and sintered bodies have been characterized using SEM, XRD, particle size analyzer and apparent density measurement. SEM and particle size analysis result confirmed that the fine particles less than 1 ${\mu}m$ decreased or removed more effectively through the air separator in the case of 95% SiC sample compared than the case of 75% SiC sample or original SiC sample. Further, with addition of the Aluminum Hydroxide, ${\beta}$-cristobalite phase gradually decreased while mullite phase gradually increased. The addition of the carbon black improved the sintering characteristics.

Effect of Different Front Metal Design on Efficiency Affected by Series Resistance and Short Circuit Current Density in Crystalline Silicon Solar Cell (결정질 실리콘 태양전지의 전면 전극의 패턴에 따른 전류 밀도 및 특성 저항 변화에 대한 영향과 효율 변화)

  • Jeong, Sujeong;Shin, Seunghyun;Choi, Dongjin;Bae, Soohyun;Kang, Yoonmook;Lee, Hae-seok;Kim, Donghwan
    • Korean Journal of Materials Research
    • /
    • v.27 no.10
    • /
    • pp.518-523
    • /
    • 2017
  • In commercial solar cells, the pattern of the front electrode is critical to effectively assemble the photo generated current. The power loss in solar cells caused by the front electrode was categorized as four types. First, losses due to the metallic resistance of the electrode. Second, losses due to the contact resistance of the electrode and emitter. Third, losses due to the emitter resistance when current flows through the emitter. Fourth, losses due to the shading effect of the front metal electrode, which has a high reflectance. In this paper, optimizing the number of finger on a $4{\times}4$ solar cell is demonstrated with known theory. We compared the short circuit current density and fill factor to evaluate the power loss from the front metal contact calculation result. By experiment, the short circuit current density($J_{sc}$), taken in each pattern as 37.61, 37.53, and $37.38mA/cm^2$ decreased as the number of fingers increased. The fill factor(FF), measured in each pattern as 0.7745, 0.7782 and 0.7843 increased as number of fingers increased. The results suggested that the efficiency(Eff) was measured in each pattern as 17.51, 17.81, and 17.84 %. Throughout this study, the short-circuit current densities($J_{sc}$) and fill factor(FF) varied according to the number of fingers in the front metal pattern. The effects on the efficiency of the two factors were also investigated.