• 대한기계학회논문집B
• /
• 제36권10호
• /
• pp.1019-1023
• /
• 2012

본 연구에서는 새로운 알루미늄 유도 결정화 공정을 제안하였다. 알루미늄 박막에 직접 3 A의 정전류를 인가하여 $1cm{\times}1cm$ 넓이의 두께 200 nm 비정질 실리콘 박막을 수십 초 내에 결정화하는 방법이다. 결정화된 다결정 실리콘 박막은 520 $cm^{-1}$ 에서의 라만 분광 피크를 통해 확인할 수 있었다. 공정 후, 알루미늄이 식각된 다결정 실리콘 박막은 다공성 구조임을 SEM 을 통하여 확인할 수 있었다. 또 한, 이차이온질량분석(secondary ion mass spectroscopy)에서 알루미늄 농도가 $10^{21}cm^{-3}$으로 헤비 도핑된 것을 확인 할 수 있었으며, 실시간으로 측정된 열화상 카메라의 결과를 통해 결정화는 820 K 근처에서 일어나는 것을 확인할 수 있었다.

• Transactions on Electrical and Electronic Materials
• /
• 제1권2호
• /
• pp.7-11
• /
• 2000

a-Si:H and poly-Si TFT(thin film transistor) characteristics were investigated using an inverted staggered type TFT. The TFT an as-grown a-Si:H exhibited a low field effect mobility, transconductance, and high gate threshold voltage. The poly-Si films were achieved by using an isothermal and RTA treatment for glow discharge deposited a-Si:H films. The a-Si:H films were cystallized at the various temperature from 600$^{\circ}C$ to 1000$^{\circ}C$. As anneal temperature was elevated, the TFT exhibited increased g$\sub$m/ and reduced V$\sub$ds/. V$\sub$T/. The poly-Si grain boundary passivation with grain boundary trap types and activation energies as a function of anneal temperature. The poly-si TFT showed an improved I$\sub$nm//I$\sub$off/ ratio of 10$\^$6/, reduced gate threshold voltage, and increased field effect mobility by three orders.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 하계학술대회 논문집 Vol.9
• /
• pp.545-545
• /
• 2008

Poly-Si is an essential material for floating gate in NAND Flash memory. To fabricate this material within region of floating gate, chemical mechanical polishing (CMP) is commonly used process for manufacturing NAND flash memory. We use colloidal silica abrasive with alkaline agent, polymeric additive and organic surfactant to obtain high Poly-Si to SiO2 film selectivity and reduce surface defect in Poly-Si CMP. We already studied about the effects of alkaline agent and polymeric additive. But the effect of organic surfactant in Poly-Si CMP is not clearly defined. So we will examine the function of organic surfactant in Poly-Si CMP with concentration separation test. We expect that surface roughness will be improved with the addition of organic surfactant as the case of wafering CMP. Poly-Si wafer are deposited by low pressure chemical vapor deposition (LPCVD) and oxide film are prepared by the method of plasma-enhanced tetra ethyl ortho silicate (PETEOS). The polishing test will be performed by a Strasbaugh 6EC polisher with an IC1000/Suba IV stacked pad and the pad will be conditioned by ex situ diamond disk. And the thickness difference of wafer between before and after polishing test will be measured by Ellipsometer and Nanospec. The roughness of Poly-Si film will be analyzed by atomic force microscope.

• 전기화학회지
• /
• 제3권1호
• /
• pp.19-24
• /
• 2000

poly-Si TR는 LCD의 고해상도화, 고집적화에 따라 그 요구가 점점 필요해지고 있다. 그러나 poly-Si의 제조를 위해 주로 사용하는 레이저 결정화 방법은 박막 내에 함유된 수소 때문에 별도의 탈수소 공정을 행하는 실정이다. 막내의 수소는 결정화 시 eruption과 void등의 생성으로 poly Si의 막 특성뿐 아니라 소자 특성에도 나쁜 영향을 미치게 된다. 본 연구에서는 전술한 문제점을 제어하기 위해 mesh-type PECVD를 제안하고 저수소화 박막 증착에 관한 연구를 수행하였다. 증착된 비정질 Si 박막은 $300^{\circ}C$ 이하의 온도에서도 $1 at\%$ 이하의 낮은 수소 함유량을 가진 것으로 조사되었다. mesh에 의한 이런 결과는 막내에 함유되는 수소를 효과적으로 제어하고 별도의 탈수소 공정을 배제하여 공정 감소의 효과를 갖는 장점이 있다. 또한 제조된 비정질 Si을 이용하여 XeCl 레이저 결정화하여 그 거동을 조사하였는데 일반적인 거동과 달리 매우 넓은 공정 영역을 갖고 있는 것을 확인할 수 있었다 또한, 수소에 의한 표면 거칠기 문제는 발견되지 않았으며 비교적 조대하고 균일한 결정립 분포를 하는 것으로 조사되었다 본 결과는 레이저 결정화 공정의 안정성에 기여하고 소자 특성 향상에도 기여할 것으로 기대된다

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1995년도 하계학술대회 논문집 C
• /
• pp.1239-1241
• /
• 1995

The different hydrogen passivation effects on low-temperature processed and high-temperature processed poly-Si thin film transistors have been investigated. The hydrogen passivation on low-temperature processed poly-Si TFT results in the increase of the field-effect mobility and the decrease or the threshold voltage, while the hydrogenation increases the field-effect mobility and decreases the leakage current in high-temperature processed poly-Si TFT. The effective trap state densities of low-temperature processed poly-Si TFT before and after 5 hours of hydrogenation are estimated at about $4.0{\times}10^{12}/cm^2$ and $1.5{\times}10^{12}/cm^2$, while those of high-temperature processed poly-Si TFT are about $1.5{\times}10^{12}/cm^2$ and $1.2{\times}10^{12}/cm^2$, respectively.

• E2M - 전기 전자와 첨단 소재
• /
• 제9권10호
• /
• pp.1001-1007
• /
• 1996

The conduction mechanisms of the off-current in low temperature (.leq. >$600^{\circ}C$) processed polycrystalline silicon thin film transistors (LTP poly-Si TFT'S) have been systematically studied. Especially, the temperature and bias dependence of the off-current between hydrogenated and nonhydrogenated poly-Si TFT's were investigated and compared. The off-current of nonhydrogenated poly-Si TF's is because of a resistive current at low gate and drain voltage, thermally activated current at high gate and low drain voltage, and Poole-Frenkel emission current in the depletion region near the drain at high gate and drain voltage. After hydrogenation it has shown that the off -current mechanism is caused mainly by thermal activation and that the field-induced current component is suppressed.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2000년도 춘계학술대회 논문집 디스플레이 광소자 분야
• /
• pp.169-172
• /
• 2000

A-Si:H and poly-Si TFT characteristics were investigated using an inverted staggered type TFT. The poly-Si films were achieved by various anneal techniques ; isothermal, RTA, and excimer laser anneal. The TFT on as-grown a-Si:H exhibited a low field effect mobility, transconductance, and high gate threshold voltage. Some films were annealed at temperatures from $200^{\circ}C$ to $1000^{\circ}C$. The TFT on poly-Si showed an improved $I_{on}/I_{off}$ ratio of $10^6$, reduced gate threshold voltage, and increased field effect mobility by three orders. Inverter operation was examined to verify logic circuit application using the poly-Si TFTs.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1993년도 하계학술대회 논문집 B
• /
• pp.1289-1291
• /
• 1993

The hydrogenation effects on characteristics of polycrystalline silicon thin film transistors(poly-Si TFT's) of which the channel length varies from $2.5{\mu}m\;to\;20{\mu}m$ and poly-Si layer thickness is 50, 100, and 150 nm was investigated. After 1 hr hydrogenation annealing by PECVD, the threshold voltage shift decreased dependent on the channel length, but channel width may not alter the threshold voltage shift. In addition to channel length, the active poly-Si layer thickness may be an important parameter on hydrogenation effects, while gate poly-Si thickness may do not influence on the characteristics of TFT's. Considering our experimental results, we propose that channel length and active poly-Si layer thickness may be a key parameters of hydrogenation of poly-Si TFT's.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2009년도 9th International Meeting on Information Display
• /
• pp.1604-1607
• /
• 2009

YAG laser crystallization of Si-based thin film deposited on plastic substrate has been studied. The Si-based thin films as crystallization precursor are with varied hydrogen (H) content. The effect of the H content on the crystallinity of the resulted poly-Si film has been investigated. The experimental results of the poly-Si crystallized by doublefrequency YAG laser shows that the initial dehydrogenation process could be left out if ${\mu}c$-Si was adopted as the crystallization precursor. The YAG laser annealing condition on plastic substrate and the crystallization results have been discussed in the paper.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제51권6호
• /
• pp.229-235
• /
• 2002

This paper presents the fabrication of polycrystalline thin film transistor(TFT) using sequential lateral solidification(SLS) of amorphous silicon. The fabricated SLS TFT showed high Performance suitable for active matrix liquid crystal display(AMLCD). The SLS process involves (1) a complete melting of selected area via irradiation through a patterned mask, and (2) a precisely controlled pulse translation of the sample with respect to the mask over a distance shorter than the super lateral growth(SLG) distance so that lateral growth extended over a number of iterative steps. The SLS experiment was performed with 550$\AA$ a-Si using 308nm XeCl laser having $2\mu\textrm{m}$ width. Irradiated laser energy density is 310mJ/$\textrm{cm}^2$ and pulse duration time was 25ns. The translation distance was 0.6$\mu$m/pulse, 0.8$\mu$m/pulse respectively. As a result, a directly solidified grain was obtained. Thin film transistors (TFTs) were fabricated on the poly-Si film made by SLS process. The characteristics of fabricated SLS p -type poly-Si TFT device with 2$\mu\textrm{m}$ channel width and 2$\mu\textrm{m}$ channel length showed the mobility of 115.5$\textrm{cm}^2$/V.s, the threshold voltage of -1.78V, subthreshold slope of 0.29V/dec, $I_{off}$ current of 7$\times$10$^{-l4}$A at $V_{DS}$ =-0.1V and $I_{on}$ / $I_{off}$ ratio of 2.4$\times$10$^{7}$ at $V_{DS}$ =-0.1V. As a result, SLS TFT showed superior characteristics to conventional poly-Si TFTs with identical geometry.y.y.y.