• 제목/요약/키워드: parallel system

검색결과 4,288건 처리시간 0.032초

빅데이터 분석을 위한 슈퍼컴퓨터 환경에서 R의 병렬처리 (Parallel Computing Environment for R with on Supercomputer Systems)

  • 이상열;원중호
    • 한국경영과학회지
    • /
    • 제39권4호
    • /
    • pp.19-31
    • /
    • 2014
  • We study parallel processing techniques for the R programming language of high performance computing technology. In this study, we used massively parallel computing system which has 25,408 cpu cores. We conducted a performance evaluation of a distributed memory system using MPI and of a the shared memory system using OpenMP. Our findings are summarized as follows. First, For some particular algorithms, parallel processing is about 150 times faster than serial processing in R. Second, the distributed memory system gets faster as the number of nodes increases while shared memory system is limited in the improvement of performance, due to the limit of the number of cpus in a single system.

직렬 및 병렬 Sin+Cos 전력계통안정화장치 (Series and Parallel Sin+Cos PSS)

  • 이상성
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 제36회 하계학술대회 논문집 A
    • /
    • pp.87-89
    • /
    • 2005
  • This paper proposes new series and parallel Sin+Cos PSS(power system stabilizer) for the purpose to improve the existing PSS1A's performance. The purpose of PSS is used to enhance damping of power system oscillations through injection of auxiliary signal for an excitation control terminal. The Proposed series and Parallel Sin+Cos PSS is connected adding the Sin+Cos terms additionally with serial and with parallel connection in a conventional PSS1A. The proposed controller is aim to considering of a damping of oscillation when it changes parameter fluctuations or operational load variations in a power system. The object of electric power system is KEPCO system and the voltage of power transmission line is a 154kV and a 345kV. The PSCAD/EMTDC package is used to authorize the effect of the proposed controller. Simulations were shown by and compared with the waveforms for frequency, voltage and electric power.

  • PDF

무정전전원장치 병렬운전을 위한 인버터의 출력 위상 동기화 방법 (Output Phase Synchronization Method of Inverter for Parallel Operation of Uninterruptible Power System)

  • 김희주;박종면;오세형
    • 전력전자학회논문지
    • /
    • 제25권3호
    • /
    • pp.235-241
    • /
    • 2020
  • In this paper, we propose the bus/bypass synchronization phase lock loop (B-Sync PLL) method using each phase voltage controller of a parallel UPS inverter. The B-Sync PLL included in each phase voltage control system of parallel UPS inverters has the transient response and the phase synchronization error at grid normal or blackout. The validity of this method is verified by simulation and experiment. As a result, the parallel UPS inverters using the proposed method confirmed that the output phase was continuously synchronized when a grid blackout, improving the transient response characteristics for stable load power supply and equal load sharing.

대향류와 평행류형 판형 증발기에서 운전방식에 따른 성능특성 분석 (Analysis of Performance Characteristics in the Counter and Parallel Type Plate Evaporator with Operating Methods)

  • 배경진;차동안;권오경
    • 동력기계공학회지
    • /
    • 제17권3호
    • /
    • pp.50-56
    • /
    • 2013
  • The analysis of performance characteristics was carried out in the plate type evaporator with counter and parallel flow. To investigate performance of evaporator with water inlet temperature and refrigerant mass flow rate were changed. As a result, when the inlet temperature of water is $8^{\circ}C$, capacity of parallel flow evaporator higher than counter flow is 0.35%. But as the inlet temperature of water rises from $8^{\circ}C$ to $16^{\circ}C$, capacity of counter flow type evaporator higher than parallel flow type is 0.12%, 0.27%, 1.1%, 1.6%, respectively. The findings showed that counter flow type evaporator has a larger capacity than those that were parallel flow type evaporator. As the refrigerant mass flow rate rises, capacity and pressure drop increases in the counter and parallel flow type evaporator.

전력 조류 계산의 병렬처리에 관한 연구 (A Development of Parallel Processing for Power Flow analysis)

  • 이춘모
    • 전기학회논문지P
    • /
    • 제51권2호
    • /
    • pp.55-59
    • /
    • 2002
  • Parallel processing is able to be used effectively on computationally intense power system problems. But this technology is not still available is not only parallel computer but also parallel processing scheme. Testing these algorithms to ensure accuracy, and evaluation of their performance is also an issue. Although a significant amount of parallel algorithms of power system problem have been developed in last decade, actual testing on parallel computer architectures lies in the beginning stages because no clear cut paths. This paper presents Jacobian modeling method to supply the base being able to treat power flow by newton's method by the computer. This method is to assign and to compute teared blocks of sparse matrix at each parallel processors. The testing to insure accuracy of developed method have been done on serial computer by trying to simulate a parallel environment.

상용 응용을 위한 병렬처리 구조 설계 (Design of the new parallel processing architecture for commercial applications)

  • 한우종;윤석한;임기욱
    • 전자공학회논문지B
    • /
    • 제33B권5호
    • /
    • pp.41-51
    • /
    • 1996
  • In this paper, anew parallel processing system based on a cluster architecture which provides scalability of a parallel processing system while maintains shared memory multiprocessor characteristics is proposed. In recent days low cost, high performnce microprocessors have led to construction of large scale parallel processing systems. Such parallel processing systems provides large scalability but are mainly used for scientific applications which have large data parallelism. A shared memory multiprocessor system like TICOM is currently used as aserver for the commercial application, however, the shared memory multiprocessor system is known to have very limited scalability. The proposed architecture can support scalability and performance of the parallel processing system while it provides adaptability for the commerical application, hence it can overcome the limitation of the shared memory multiprocessor. The architecture and characteristics of the proposed system shall be described. A proprietary hierarchical crsossbar network is designed for this system, of which the protocol, routing and switching technique and the signal transfer technique are optimized for the proposed architecture. The design trade-offs for the network are described in this paper and with simulation usihng the SES/workbench, it is explored that the network fits to the proposed architecture.

  • PDF

1.5MVA급 중용량 인버터용 IGBT 및 Stack 병렬 운전 연구 (The Study of the IGBT and Stack Parallel Operation for the 1.5MVA Medium Power Inverter)

  • 박건태;정기찬;김연달;정명길;김두식
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2004년도 전력전자학술대회 논문집(1)
    • /
    • pp.402-405
    • /
    • 2004
  • In this paper, the parallel operation of the IGBT and power stack for easy capacity enlargement series in the medium power capacity inverter system of the 660V voltage class is described. The parallel operation of the IGBT and power stack for 1.5MVA medium power inverter system's design is applied. The results of the parallel operation are described in this paper. The designed stack capacity for parallel operation is 800kVA class. For 1.5MVA inverter system, the 800kVA stack is applied with 2 parallel configurations. The 800kVA stack is designed with 3 parallel configurations of the IGBT Module. In this paper, the feasibility for easy capacity enlargement series in the medium power inverter by applying the parallel operation of the IGBT and power stack is verified. The experimental results show the good characteristics for the parallel operation of the IGBT and power stack.

  • PDF

Myrinet 환경에서 예조건화 Navier-Stokes 코드의 병렬처리 성능 (Parallel Performance of Preconditioned Navier-Stokes Code on Myrinet Environment)

  • 김명호;이기수;최정열;김귀순;김성룡;정인석
    • 한국전산유체공학회:학술대회논문집
    • /
    • 한국전산유체공학회 2001년도 춘계 학술대회논문집
    • /
    • pp.149-154
    • /
    • 2001
  • Parallel performance of a Myrinet based PC-cluster was tested and compared with a conventional Fast-Ethernet system. A preconditioned Navier-Stokes code was parallelized with domain decomposition technique, and used for the parallel performance test. Speed-up ratio was examined as a major performance parameter depending on the number of processor and the network topology. As was expected, Myrinet system shows a superior parallel performance to the Fast-Ethernet system even with a single network adpater for a dual processor SMP machine. A test for the dependency on problem size also shows that network communication speed is a crucial factor for parallelized computational fluid dynamics analysis and the Myrinet system is a plausible candidate for high performance parallel computing system.

  • PDF

클러스터 시스템에서 3차원 강소성 유한요소법의 병렬처리 (Parallel Processing of 3D Rigid-Plastic FEM on a Cluster System)

  • 최영;서용위
    • 한국정밀공학회지
    • /
    • 제22권1호
    • /
    • pp.122-129
    • /
    • 2005
  • On the cluster system, the parallel code of rigid-plastic FEM has been developed. The cluster system, Simforge, has 15 processors and the total memory is 4.5GBytes. In the developed parallel code, the distributed data of the column-wise partitioned stiffness are stored as the compressed row storage and the diagonal preconditioned conjugate gradient solver is applied. The analysis of block upsetting is performed with the parallel code on Simforge cluster system. In this paper, the analysis results are compared and discussed.