• Journal of Power Electronics
• /
• v.15 no.1
• /
• pp.86-95
• /
• 2015

An active clamp high step-up boost converter with a coupled inductor is proposed in this paper. In the proposed strategy, a coupled inductor is adopted to achieve a high voltage gain. The clamp circuit is included to achieve the zero-voltage-switching (ZVS) condition for both the main and clamp switches. A rectifier composed of a capacitor and a diode is added to reduce the voltage stress of the output rectifier diode. As a result, diodes with a low reverse-recovery time and forward voltage-drop can be utilized. Since the voltage stresses of the main and clamp switches are far below the output voltage, low-voltage-rated MOSFETs can be adopted to reduce conduction losses. Moreover, the reverse-recovery losses of the diodes are reduced due to the inherent leakage inductance of the coupled inductor. Therefore, high efficiency can be expected. Firstly, the derivation of the proposed converter is given and the operation analysis is described. Then, a steady-state performance analysis of the proposed converter is analyzed in detail. Finally, a 250 W prototype is built to verify the analysis. The measured maximum efficiency of the prototype is 95%.

• ETRI Journal
• /
• v.45 no.1
• /
• pp.138-149
• /
• 2023

In this study, the problem of blind signal separation for coprime planar arrays is investigated. For coprime planar arrays comprising two uniform rectangular subarrays, we link the signal separation to the tensor-based model called coupled canonical polyadic decomposition (CPD) and propose an improved coupled trilinear decomposition approach. The output data of coprime planar arrays are modeled as a coupled tensor set that can be further interpreted as a coupled CPD model, allowing a signal separation to be achieved using coupled trilinear alternating least squares (TALS). Furthermore, in the procedure of the coupled TALS, a Vandermonde structure enforcing approach is explicitly applied, which is shown to ensure fast convergence. The results of Monto Carlo simulations show that our proposed algorithm has the same separation accuracy as the basic coupled TALS but with a faster convergence speed.

• Proceedings of the KIEE Conference
• /
• 1996.07b
• /
• pp.1292-1294
• /
• 1996

The general output circuit for PWM output is pushpull using a complimentary MOSFET. The gate driver coupled directly at gate can switch easy upto a high frequency. However, a high reverse recovery current and parastic components make a oscillation output. This paper analyses this phenomenon and proposes a novel output circuit preventing the oscillation.

• Journal of electromagnetic engineering and science
• /
• v.10 no.1
• /
• pp.35-38
• /
• 2010

A fully integrated parallel-coupled 6-GHz quadrature voltage-controlled oscillator (QVCO) has been designed. The symmetrical parallel-coupled quadrature VCO is implemented using 0.13-${\mu}m$ CMOS process. The measured phase noise is -101.05 dBc/Hz at an offset frequency of 1 MHz. The tuning range of 710 MHz is achieved with a control voltage ranging from 0.3 to 1.4 V. The average output phase error is about $1.26^{\circ}$ including cables and connectors. The QVCO dissipates 10 mA including buffer from the 1.5 V supply voltage. The output characteristic of the differential injection-locked frequency divider (DILFD), which has similar topology to the QVCO, is presented.

• Journal of Power Electronics
• /
• v.16 no.4
• /
• pp.1277-1287
• /
• 2016

This study proposes a novel isolated high step-up galvanic converter, which is suitable for renewable energy applications and integrates a boost converter, a coupled inductor, a charge pump capacitor cell, and an LC snubber. The proposed converter comprises an input inductor and thus features a continuous input current, which extends the life of the renewable energy chip. Furthermore, the proposed converter can achieve a high voltage gain without an extremely large duty cycle and turn ratio of the coupled inductor by using the charge pump capacitor cell. The leakage inductance energy can be recycled to the output capacitor of the boost converter via the LC snubber and then transferred to the output load. As a result, the voltage spike can be suppressed to a low voltage level. Finally, the basic operating principles and experimental results are provided to verify the effectiveness of the proposed converter.

• ETRI Journal
• /
• v.30 no.4
• /
• pp.612-614
• /
• 2008

A novel linear switched termination active cross-coupled low-voltage differential signaling (LVDS) transceiver operating at 1.5 GHz clock frequency is presented. On the transmitter side, an active cross-coupled linear output driver and a switched termination scheme are applied to achieve high speed with low current. On the receiver side, a shared pre-amplifier scheme is employed to reduce power consumption. The proposed LVDS transceiver implemented in an 80 nm CMOS process is successfully demonstrated to provide a data rate of 6 Gbps/pin, an output data window of 147 ps peak-to-peak, and a data swing of 196 mV. The power consumption is measured to be 4.2 mW/pin at 1.2 V.

• Journal of Power Electronics
• /
• v.15 no.1
• /
• pp.1-9
• /
• 2015

This study presents a novel transformer isolated parallel connected quasi Z-source (qZ-source) full-bridge DC-DC converter that uses a coupled inductor in both the qZ-source network and output filter inductor. Unlike traditional voltage-fed or current-fed converters, the proposed converter can be open- and short-circuited without damaging switching devices. Therefore, the desired buck and boost functions can be achieved and converter reliability can be significantly improved. All the bulky inductors in the qZ-source network and output filter can also be minimized with the proposed inductor structures. A 4 kW prototype DC-DC converter is built and tested to verify the performance of the proposed converter.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.24 no.3
• /
• pp.153-160
• /
• 2019

This study proposes a current source-type pulse generator to improve output voltage and current waveforms under a capacitively coupled plasma (CCP) system. The proposed circuit comprises two parallel-connected current source-type converters. These converters can satisfy the required output waveforms of plasma processing. The parallel-connected converters operate without reverse current fault by applying a time-delay control technique. Conventional voltage source converters based on pulse power supply exhibit drawbacks in short-circuit current, and problems occur when they are applied to a CCP system. The proposed pulse power supply based on a current source converter fundamentally solves the short-circuit current problem. Therefore, this topology can improve the voltage and current accuracy of a CCP system.

• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.34D no.12
• /
• pp.22-30
• /
• 1997

The design procedure for direct coupled combline filter with tapped line in/out was summarized on Ku-band satellite frequency downconverter for stellite application. We calculated the resonator dimensions, spacing between successive resonators, ground plane spacing and tapping position of in/output lines in accordance with the given procedure. Partitions wer eemployed between adjacent resonators by inserting irises to improve filter response characteristis. The designed filter was manufactued with aluminum alloy package to reduce mass, and resonators wer machined from the filter body and in/output lines wer fixed on resonators with epoxy to survive in vibration conditon during launch.

• Korean Journal of Optics and Photonics
• /
• v.17 no.5
• /
• pp.455-460
• /
• 2006

The output characteristics of a ceramic Nd:YAC laser pumped by a fiber-coupled laser diode was investigated. An efficiency and a slope efficiency of 33.8 % and 39.3 % respectively were obtained, under an output coupler reflectance of 90.4 %. The laser power has decreased suddenly due to the thermal tensing effect more than 6 W pumping powers.