• Title/Summary/Keyword: output coupled

Search Result 457, Processing Time 0.024 seconds

Analysis and Implementation of High Step-Up DC/DC Convertor with Modified Super-Lift Technique

  • Fani, Rezvan;Farshidi, Ebrahim;Adib, Ehsan;Kosarian, Abdolnabi
    • Journal of Power Electronics
    • /
    • v.19 no.3
    • /
    • pp.645-654
    • /
    • 2019
  • In this paper, a new high step up DC/DC converter with a modified super-lift technique is presented. The coupled inductor technique is combined with the super-lift technique to provide a tenfold or more voltage gain with a proper duty cycle and a low turn ratio. Due to a high conversion ratio, the voltage stress on the semiconductor devices is reduced. As a result, low voltage ultra-fast recovery diodes and low on resistance MOSFET can be used, which improves the reverse recovery problems and conduction losses. This converter employs a passive clamp circuit to recycle the energy stored in the leakage inductance. The proposed convertor features a high conversion ratio with a low turn ratio, low voltage stress, low reverse recovery losses, omission of the inrush currents of the switch capacitor loops, high efficiency, small volume and reduced cost. This converter is suitable for renewable energy applications. The operational principle and a steady-state analysis of the proposed converter are presented in details. A 200W, 30V input, 380V output laboratory prototype circuit is implemented to confirm the theoretical analysis.

High Efficiency Bridgeless Power Factor Correction Converter With Improved Common Mode Noise Characteristics (우수한 공통 모드 노이즈 특성을 가진 브릿지 다이오드가 없는 고효율 PFC 컨버터)

  • Jang, Hyo-Seo;Lee, Ju-Young;Kim, Moon-Young;Kang, Jeong-Il;Han, Sang-Kyoo
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.27 no.2
    • /
    • pp.85-91
    • /
    • 2022
  • This study proposes a high efficiency bridgeless Power Factor Correction (PFC) converter with improved common mode noise characteristics. Conventional PFC has limitations due to low efficiency and enlarged heat sink from considerable conduction loss of bridge diode. By applying a Common Mode (CM) coupled inductor, the proposed bridgeless PFC converter generates less conduction loss as only a small magnetizing current of the CM coupled inductor flows through the input diode, thereby reducing or removing heat sink. The input diode is alternately conducted every half cycle of 60 Hz AC input voltage while a negative node of AC input voltage is always connected to the ground, thus improving common mode noise characteristics. With the aim to improve switching loss and reverse recovery of output diode, the proposed circuit employs Critical Conduction Mode (CrM) operation and it features a simple Zero Current Detection (ZCD) circuit for the CrM. In addition, the input current sensing is possible with the shunt resistor instead of the expensive current sensor. Experimental results through 480 W prototype are presented to verify the validity of the proposed circuit.

Design of An Amplifier using DGS Block (DGS 방식 DC Block을 이용한 증폭기의 설계)

  • 이경희;정용채
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.3
    • /
    • pp.432-438
    • /
    • 2001
  • In this paper, after applying Defected Ground Structure(DGS) to DC block, changes of gap and length of λ/4 coupled line are investigated by EM simulation and fabrication. As a result, on condition of the same output with the case using typical DC block, the gap between λ/4 coupled line is widen from 0.1 mm to 0.46 mm by 0.36 mm and the length of λ/4 coupled line gets shorter from 17.7 mm to 13.2 mm by 4.5 mm. Also three type power amplifiers using blocking capacitor, typical DC block and DGS DC block are fabricated and investigated. At first, when S parameter characteristics of each amplifier are considered at frequency band of 3.2 +-0.O5 GHz, every amplifier has similar characteristics of gain and S parameter. Second when the output power of amplifiers is 25 dBm after putting CW signal of 3.2 GHz into three type amplifiers, the difference of dominant signal and 2nd harmonic signal using blocking capacitor, typical DC block and DGS DC block is each -44.83 dBc, -66.84 dBc and -64.33 dBc. Therefore harmonic characteristics of amplifiers using typical DC block and DGS DC block is almost same.

  • PDF

Terahertz Transmission Imaging with Antenna-Coupled Bolometer Sensor (안테나 결합형 볼로미터 방식 테라헤르츠 센서를 이용한 이차원 주사 방식의 투과형 테라헤르츠 영상 취득에 관한 연구)

  • Lee, Kyoung Il;Lim, Byung Jik;Won, Jongsuk;Hong, Sung Min;Park, Jae Hyoun;Lee, Dae Sung
    • Journal of Sensor Science and Technology
    • /
    • v.27 no.5
    • /
    • pp.311-316
    • /
    • 2018
  • An antenna-coupled bolometer-type terahertz sensor was designed, fabricated, evaluated, and utilized to obtain terahertz transmission images. The sensor consists of a thin film bowtie antenna that resonates accordingly in response to an incident terahertz beam, a heater that converts the applied current in the antenna into heat, and a microbolometer that converts the rise in temperature into a change in resistance. The device is fabricated by a bulk micromachining process on a 4-inch silicon wafer. The fabricated sensor chip has a size of $2{\times}2mm$ and an active area of $0.1{\times}0.1mm^2$. The temperature coefficient of resistance (TCR) of the bolometer film (VOx) is 2.0%, which is acceptable for bolometer applications. The output sensor signal is proportional to the power of the incident terahertz beam. Transmission images were obtained with a 2-axis scanning imaging system that contained the sensor. The small active area of the sensor will enable the development of highly sensitive focal plane array sensors in terahertz imaging cameras in the future.

A New Photovoltaic System Architecture of Module-Integrated Converter with a Single-sourced Asymmetric Multilevel Inverter Using a Cost-effective Single-ended Pre-regulator

  • Manoharan, Mohana Sundar;Ahmed, Ashraf;Park, Joung-Hu
    • Journal of Power Electronics
    • /
    • v.17 no.1
    • /
    • pp.222-231
    • /
    • 2017
  • In this paper, a new architecture for a cost-effective power conditioning systems (PCS) using a single-sourced asymmetric cascaded H-bridge multilevel inverter (MLI) for photovoltaic (PV) applications is proposed. The asymmetric MLI topology has a reduced number of parts compared to the symmetrical type for the same number of voltage level. However, the modulation index threshold related to the drop in the number of levels of the inverter output is higher than that of the symmetrical MLI. This problem results in a modulation index limitation which is relatively higher than that of the symmetrical MLI. Hence, an extra voltage pre-regulator becomes a necessary component in the PCS under a wide operating bias variation. In addition to pre-stage voltage regulation for the constant MLI dc-links, another auxiliary pre-regulator should provide isolation and voltage balance among the multiple H-bridge cells in the asymmetrical MLI as well as the symmetrical ones. The proposed PCS uses a single-ended DC-DC converter topology with a coupled inductor and charge-pump circuit to satisfy all of the aforementioned requirements. Since the proposed integrated-type voltage pre-regulator circuit uses only a single MOSFET switch and a single magnetic component, the size and cost of the PCS is an optimal trade-off. In addition, the voltage balance between the separate H-bridge cells is automatically maintained by the number of turns in the coupled inductor transformer regardless of the duty cycle, which eliminates the need for an extra voltage regulator for the auxiliary H-bridge in MLIs. The voltage balance is also maintained under the discontinuous conduction mode (DCM). Thus, the PCS is also operational during light load conditions. The proposed architecture can apply the module-integrated converter (MIC) concept to perform distributed MPPT. The proposed architecture is analyzed and verified for a 7-level asymmetric MLI, using simulation results and a hardware implementation.

Design and Fabrication of 5-Bit Broadband MMIC Phase Shifter (5-Bit 광대역 MMIC 위상 변위기 설계 및 제작)

  • 정상화;백승원;이상원;정기웅;정명득;우병일;소준호;임중수;박동철
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.13 no.2
    • /
    • pp.123-129
    • /
    • 2002
  • 5-bit broadband MMIC phase shifter has been designed and fabricated. For the broadband performance, 11.25$^{\circ}$, 22.5$^{\circ}$, 45$^{\circ}$ and 90$^{\circ}$ bit have been designed with Lange coupler and 180$^{\circ}$ bit has been implemented by using shorted coupled line with Lange coupler and $\pi$-network of transmission line. Due to Lange coupler with large size, the Lange couplers have been folded far circuit size reduction. Low loss PIN diode has been utilized as a switch for each bit. Fabricated 5-bit broadband phase shifter shows the measured results that RMS phase error of 5 major phases is 3.5$^{\circ}$, maximum insertion loss is 12.5 dB, and maximum input and output return loss are 7 dB and 10 dB, respectively. The size of fabricated phase shifter is 6.5$\times$5.3 $ extrm{mm}^2$.

Design of Coupling and Rectifying Circuit for Monitoring of Transmitting Power of Maritime VHF Modem (해상 VHF 모뎀의 송신전력 모니터링을 위한 결합기 및 정류회로 설계)

  • Kim, Seung-Geun;Sung, So-Young;Lim, Young-Kon;Park, Dong-Kook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.12
    • /
    • pp.2642-2648
    • /
    • 2010
  • The design of coupling and rectifying circuits for the maritime VHF digital modem is investigated in this paper. To monitor the transmitting power of the modem, a directional coupler which is used to extract a small fraction of the transmitter signal power, and a rectifying circuit which make DC voltage proportional to the coupled rf power are designed and fabricated. The parallel-coupled line coupler with directivity of above 25 dB at 160 MHz bands is designed and it is shown that the output voltage of the rectifying circuit is linearly changing from 0.85 V to 1.6 V when the transmitting power of the modem is varying from 1 W to 25 W. The proposed coupler and rectifying circuits are expected to be suitable for maritime VHF digital modem.

A Multi-Section Complex-Coupled DFB Laser with a Very Wide Range of Self-Pulsation Frequency and High Modulation Index (매우 넓은 영역의 Self-Pulsation 주파수와 높은 변조 지수를 가자는 다중 영역 복소 결합 DFB 레이저)

  • Kim, Boo-Gyoun;Kim, Tae-Young;Kim, Sang-Taek;Kim, Sun-Ho;Park, Kyung-Hyun
    • Korean Journal of Optics and Photonics
    • /
    • v.17 no.2
    • /
    • pp.191-197
    • /
    • 2006
  • We analyze the self-pulsation(SP) characteristics due to mode beating of two modes emitted in a multi-section complex-coupled (CC) DFB laser composed of two DFB sections and a phase control section between them. SP frequency due to mode beating of the two modes is determined by the difference of grating periods in the two CC DFB regions. As the difference of grating periods in the two CC DFB regions increases, the SP frequency increases from very low frequency to the THz region. In the case of a mode which is not located in the stop band of the other DFB region, the mode propagates into the other DFB region without a high reflection, so that output powers emitted in a multi-section CC DFB laser have high modulation indexes due to the large interaction between the two modes.

Design and Fabrication of butt-coupled(BT) sampled grating(SG) distributed bragg reflector(DBR) laser diode(LD) using planar buried heterosture(PBH) (저 전류 및 고 효율로 동작하는 양자 우물 매립형 butt-coupled sampled grating distributed bragg reflector laser diode 설계 및 제작)

  • Oh Su Hwan;Lee Chul-Wook;Kim Ki Soo;Ko Hyunsung;Park Sahnggi;Park Moon-Ho;Lee Ji-Myon
    • Korean Journal of Optics and Photonics
    • /
    • v.15 no.5
    • /
    • pp.469-474
    • /
    • 2004
  • We have fabricated and designed wavelength-tunable sampled grating distributed Bragg reflector laser diodes(SGDBR-LD) by using, for the first time, planar buried heterostructures(PBH). The diodes have low threshold current values and high-performance of laser operation. Growth condition using metal organic chemical vapor deposition(MOCVD) was optimized for the formation of a good butt-coupling at the interface. A maximum output power of the fabricated device was 20 mW under 200 mA continuous wave(CW) operation at $25^{\circ}C$. Average threshold current and voltage were 12 mA and 0.8 V, approximately. This output power is higher than those of ridge waveguide(RWG) and buried ridge stripe(BRS) structures by amounts of 9 mW and 13 mW, respectively. We obtained a tuning range of 44.4nm which is well matched with the target value of our design. The side mode suppression ratio of more than 35 dB was obtained for the whole tuning range. Optical output power variation was less than 5 dB, which is 4 dB smaller than that of RWG structures.

A 2.4 /5.2-GHz Dual Band CMOS VCO using Balanced Frequency Doubler with Gate Bias Matching Network

  • Choi, Sung-Sun;Yu, Han-Yeol;Kim, Yong-Hoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.9 no.4
    • /
    • pp.192-197
    • /
    • 2009
  • This paper presents the design and measurement of a 2.4/5.2-GHz dual band VCO with a balanced frequency doubler in $0.18\;{\mu}m$ CMOS process. The topology of a 2.4 GHz VCO is a cross-coupled VCO with a LC tank and the frequency of the VCO is doubled by a frequency balanced doubler for a 5.2 GHz VCO. The gate bias matching network for class B operation in the balanced doubler is adopted to obtain as much power at 2nd harmonic output as possible. The average output powers of the 2.4 GHz and 5.2 GHz VCOs are -12 dBm and -13 dBm, respectively, the doubled VCO has fundamental harmonic suppression of -25 dB. The measured phase noises at 5 MHz frequency offset are -123 dBc /Hz from 2.6 GHz and -118 dBc /Hz from 5.1 GHz. The total size of the dual band VCO is $1.0\;mm{\times}0.9\;mm$ including pads.