• Journal of Electrical Engineering and Technology
• /
• v.12 no.1
• /
• pp.19-28
• /
• 2017

False data injection attacks have recently been introduced as one of important issues related to cyber-attacks on electric power grids. These attacks aim to compromise the readings of multiple power meters in order to mislead the operation and control centers. Recent studies have shown that if a malicious attacker has complete knowledge of the power grid topology and branch admittances, s/he can adjust the false data injection attack such that the attack remains undetected and successfully passes the bad data detection tests that are used in power system state estimation. In this paper, we investigate that a practical false data injection attack is essentially a cyber-attack with uncertain information due to the attackers lack of knowledge with respect to the power grid parameters because the attacker has limited physical access to electric facilities and limited resources to compromise meters. We mathematically formulated a method of identifying the most vulnerable locations to false data injection attack. Furthermore, we suggest minimum topology changes or phasor measurement units (PMUs) installation in the given power grids for mitigating such attacks and indicate a new security metrics that can compare different power grid topologies. The proposed metrics for performance is verified in standard IEEE 30-bus system. We show that the robustness of grids can be improved dramatically with minimum topology changes and low cost.

• Journal of Urban Science
• /
• v.6 no.2
• /
• pp.29-34
• /
• 2017

Although the supply of public parking lots in major cities is steadily increasing, there is still a shortage of parking spaces that take into account the characteristics of actual available parking spaces. These parking problems are caused by conflicts between users, illegal occupation and privatization of roads, interference with traffic roads, and business stagnation in commercial areas and illegal parking problems. In addition, despite various parking demand management policies and continuous supply of public parking facilities, the solution to the parking problem is uneasy due to increased construction costs and changes in social conditions. In order to solve this problem, it was judged that it would be necessary to utilize the existing public parking lots efficiently. Therefore, we collect the variables expected to affect the turnover, and use multiple regression models. The results are summarized as follows. Firstly, public parking lots can be classified into four types using utilization rate and turnover rate. Secondly, influencing factors are found including index of public transportation usage convenience, index of illegal parking, and land use characteristics in central commercial district. Thirdly, it was shown that there was little impact by the size of public parking lots, separation distance to subway distance, separation distance to bus stops, transfer zone, residential zone, and second-rated lots by parking costs. Finally, it is found that public parking lots can be improved by proving accessibility of public transit, enforcement of illegal parking, active approaches supporting public parking lots. It is also recommended that public parking cost rating system based mainly on land use characteristics should be remedied and rearranged.

• Journal of Korean Society of Transportation
• /
• v.32 no.2
• /
• pp.139-151
• /
• 2014

This paper analyzes factors affecting rail transit ridership at urban rail stations of the Daegu Metropolitan City in 2011. Rail transit ridership is analyzed by dividing weekdays and weekends in order that their differences may be observed. The data used in this study includes various explanatory variables, such as floor area which was collected from building ledger and GIS cadastral map, number of bus routes(line) possible to transfer from urban rail transit, number of students enrolled in middle and high schools, and universities located in access areas of rail transit. For this study, multiple regression models are estimated including various explanatory variables affecting rail transit ridership of weekdays and weekends. From the study, the number of statistically significant explanatory variables and the relative effect of each variable are shown to be different between weekdays and weekends.

• Journal of Advanced Navigation Technology
• /
• v.13 no.4
• /
• pp.509-514
• /
• 2009

In this paper, we designed and analyzed 256GB DRAM-based SSD storage using DDR1 memory and PCI-e interface. SSD is a storage system that uses DRAM or NAND Flash as primary storage media. Since the SSD read and write data directly to memory chips, which results in storage speeds far greater than conventional magnetic storage devices, HDD. Architecture of the proposed SSD system has performance of high speed data processing duo to use multiple RAM disks as primary storage and PCI-e interface bus as communication path of RAM disks. We constructed experimental system with UNIX, Windows/Linux server, SAN Switch, and Ethernet Switch and measured IOPS and bandwidth of proposed SSD using IOmeter. In experimental results, it has been shown that IOPS, 470,000 and bandwidth,800MB/sec of the DDR-1 SSD is better than those of the HDD and Flash-based SSD.

• Journal of Satellite, Information and Communications
• /
• v.12 no.1
• /
• pp.81-87
• /
• 2017

In this paper, we present the system that user can search and manage data using united interface and user can define search field dynamically. The feature of this system is that it is possible to manage multiple polymorphic meta information first. Second, there is a database integration bus that can support easy integration between the various systems. Third, it is possible to set the search item for each user which can customize polymorphism data for each user. The system studied in this paper is expected to be capable of managing big data, which is currently well received in the field of ICT. In addition, it will be possible to effectively manage multi-species polymorphic data in various fields in the future and to easily integrate between systems having various environments.

• Journal of Advanced Navigation Technology
• /
• v.20 no.1
• /
• pp.86-92
• /
• 2016

Recently, solar module is installed in crowded areas to offers services so that people can charge their smartphones or tablets. However, the burden in terms of cost is high to install in areas where utilization ratio is low and installation is difficult in limited spaces. In this paper, a system for collecting and providing the optical power is proposed from the analysis about the person that receives service in each area using the real-time data provided by the state and collected from the actual environment as well as considering the waiting time and the solar charging time in different environments. As a result, This study shows that charge was not delayed since collecting power exceeds charging power. Smartphone was fully charged in ninety-five minutes. we confirmed that with one smartphone, it can be charged a approximately fifty percent of the battery in between ten to twenty minutes, with multiple units they can be charged a approximately twenty percent of the battery in between ten to twenty minutes.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.11
• /
• pp.56-65
• /
• 2009

As increasing the number of IPs integrated in a single chip and requiring high communication bandwidth on a chip, the trend of SoC communication architecture is changed from bus- or crossbar-based architecture to packet switched network architecture, NoC. However, highly complex control logics in routers require multiple cycles to switch packet. In this paper, we design low complex router to improve the communication latency. Our NoC design is verified by simulation platform modeled by ESL tool, SoC Designer. We also evaluate our NoC design comparing to the previous NoC architecture based on VC router. Our results show that our NoC architecture has less communication latency, even small throughput degradation (about 1-2%).

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.4 no.1 s.6
• /
• pp.1-13
• /
• 2005

For integrated transit networks operated with diverse transit modes, it is difficult to find related literatures on the provision of multiple travel time routes information. This study proposes a methodology on how to select K number of least time transit routes in the integrated transit network with two modes, bus and subway. In the Proposed method, three constraints usually (will be) encountered for decision by users-(1) service time constraints of travel modes, (2) maximum payment fare constraints under the integrated distance based fare system, and (3) maximum number of transfer constraints - are taken into consideration in the searched routes. The experimental studies shows that the proposed method properly provides K number of least time routes. In addition, it somehow proves that by combinatorially considering three constraints the proposed method can be evaluated as to enlarge the quality as well as the diversity of route information demanded by users.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.43 no.1 s.343
• /
• pp.121-126
• /
• 2006

This paper report on the design and implementation of a 9.6kbps DSSS CDMA modem for a medium speed wireless link. The proposed modem provides a general purpose I/O interface with a microprocessor. The I/O interface consists of 8-bit data bus, chip enable, read/write, and interrupt pins. In transmit block, the 8-bit data delivered from the I/O interface buffer is converted to 9.6kbps serial data, which are spreaded into 76.8kcps with 8-bit PN code generated inside the modem by direct sequence method. An 8-bit training sequence is preceded in the data frame for data synchronization in receiver. In receiver block the PN code is synchronized from the received data spreaded to 76.8kcps and find the data timing from the 8-bit training sequence. We have used the Early-and-Late integration method. The modem has been implemented and verified using a Xilix FPGA board and has been fabricated as an ASIC CHIP through Hynir $0.25{\mu}m$ CMOS. The multiple accessing method is DSSS CDMA.

• Journal of KIISE:Computing Practices and Letters
• /
• v.6 no.2
• /
• pp.244-253
• /
• 2000

Since no single routing-switching combination performs the best under various different types of applications, a flexible network is required to support a range of polices. This paper introduces an implementation of a look-up table routing engine offering flexible routing and switching polices without performance degradation unlike those based on microprocessors. By deciding contents of look-up tables, the engine can implement wormhole routing, virtual cut-through routing, and packet switching, as well as hybrid switching, under a variety of routing algorithms. Since the routing engine has a piplelined look-up table architecture, the routing delay is as small as one flit, and thus it can overlap multiple routing actions without performance degradation in comparison with hardwired routers dedicated to a specific policy. Because four pipeline stages do not induce a hazard, expensive forwarding logic is not required. The routing engine can accommodate four physical links with a time shared cut-through bus or single link with a cross-bar switch. It is implemented using Xilinx 4000 series FPGA.