• International Journal of Safety
• /
• v.7 no.1
• /
• pp.15-20
• /
• 2008

The primary goal of this study is to analyze fire hazards of electric home appliances such as electric iron and electric heater using fault tree analysis(FTA). A fault tree(FT) is constructed and used to analyze fire hazards in electric home appliances. The fault tree is built from events that may occur in electric home appliances. The failure rate of basic events are derived from the value of experimental results and reference. And an algorithm analyzing fire in electric home appliances is suggested. We show how fault tree analysis, carried out by means of failure rate, is able to diagnose fire hazards of electric home appliances in a precise manner. We present numerical results such as fire probability of electric home appliances, importance measure, fire cause, etc. It can be helpful in preventing the fire hazards in electric home appliances.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.13 no.4
• /
• pp.337-342
• /
• 2000

We fabricated resistive superconducting fault current limiters based on YB $a_{2}$/C $u_{3}$/ $O_{7}$ thin films and investigated their quench propagation characteristics. The YB $a_{2}$/C $u_{3}$/ $O_{7}$ films was coated with a gold layer and patterned into 1 mm wide meander lines by photolithography. The quench was concluded to start locally and propagates until completed. The quench propagation characteristics were explained based on the heat transfer within the film as well as between the film and the surrounding liquid nitrogen. The quench completion time depended strongly on potential fault current amplitude and not significantly on fault angle which indicates that the quench propagation speed is affected more by heat dissipation rate than by fault current increase rate. The quench completion time was 1 msec at the fault current of 65 $A_{peak/{\ak}}$.

• Journal of the Semiconductor & Display Technology
• /
• v.12 no.2
• /
• pp.67-72
• /
• 2013

Temperature is a critical parameter in yield improvement for wafer manufacturing. In chemical vapor deposition (CVD) equipment, crack defect in ceramic heater leads to yield reduction, however, there is no suitable ceramic heater fault detection system for conventional CVD equipment. This paper proposes a short-time zero-crossing rate based fault detection method for the ceramic heater in CVD equipment. The proposed method measures the output signal ($V_{pp}$) of RF filter and extracts the zero-crossing rate (ZCR) as feature vector. The extracted feature vectors have a discriminant power and Gaussian mixture model (GMM) based fault detection method can detect fault in ceramic heater. Experimental results, carried out by measured signals provided by a CVD equipment manufacturer, indicate that the proposed method detects effectively faults in various process conditions.

• Journal of the Korea Society for Simulation
• /
• v.3 no.1
• /
• pp.89-98
• /
• 1994

In this paper, a criteria for selecting an appropriate load redistribution algorithm is devised so that a fault-tolerance distributed system can operte at its optimal efficience. To present the guideline for selecting redistributing algorithms, simulation models of fault-tolerant system including redistribution algorithms are developed using SLAM II. The job arrival rate, service rate, failure and repair rate of nodes, and communication delay time due to load migration are used as parameters of simulation. The result of simulation shows that the job arrival rate and the failure rate of nodes are not deciding factors in affecting the relative efficiency of algorithms. Algorithm B shows relatively a consistent performance under various environments, although its performance is between those of other algorithms. If the communication delay time is longer than average job processing time, the performance of algorithm B is better than others. If the repair rate is relatively small or communication delay time is longer than service time, algorithm A leads to good performance. But in opposite environments, algorithm C is superior to other algorithms.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.32 no.5
• /
• pp.965-973
• /
• 2022

As IoT(Internet of Things) devices become common, many algorithms have been developed to protect users' personal information. The laser fault injection attack that threatens those algorithms is a side-channel analysis that intentionally injects a laser beam to the outside of a device to acquire confidential information or abnormal privileges of the system. There are many studies to determine the timing of fault injection to reduce the number of necessary fault injections, but the location to inject faults is only repeatedly searched for the entire area of the device. However, when fault injection is performed in an algorithm-independent area, the attacker cannot obtain the intended faulted statement or attempt to bypass authentication, so finding areas vulnerable to fault injection and performing an attack is an important consideration in achieving a high attack success rate. In this paper, we show that a 100% attack success rate can be achieved by determining the vulnerable areas for fault injection by using electromagnetic and thermal information generated from the device's chip. Based on this, we propose an efficient fault injection attack system.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.39A no.5
• /
• pp.244-250
• /
• 2014

The Most Serious Engine Faults Are Those That Occur Within The Engine. Traditional Engine Fault Diagnosis Is Highly Dependent On The Engineer'S Technical Skills And Has A High Failure Rate. Neural Networks And Support Vector Machine Were Proposed For Use In A Diagnosis Model. In This Paper, Noisy Sound From Faulty Engines Was Represented By The Mel Frequency Cepstrum Coefficients, Zero Crossing Rate, Mean Square And Fundamental Frequency Features, Are Used In The Hidden Markov Model For Diagnosis. Our Experimental Results Indicate That The Proposed Method Performs The Diagnosis With A High Accuracy Rate Of About 98% For All Eight Fault Types.

• Proceedings of the Earthquake Engineering Society of Korea Conference
• /
• 2001.04a
• /
• pp.74-80
• /
• 2001

The estimation of recurrence interval for fault activity and earthquake is an important input parameter for seismic hazard assessment. In this study, the methods of recurrences interval estimation were reviewed and tentative calculation was performed for age dating data which have uncertainty. Age dating data come from previous studies of Ulsan fault system which is a well developed lineament in the southeastern part of korean Peninsula. Age dating for fault gouges, parent rocks, Quaternary sediments and veins were carried out by several researchers through various methods. Recurrence interval for fault activity was estimated on the basis of the age dating data of minor fault gouge and sediments during past 3Ma. The estimated recurrence interval was about 430-500 ka. Exact estimation of recurrence interval for fault activity need to compile more geological data and fault characteristics such as fault length, amount of displacement, slip rate and accurate fault movement age. In the future, the methods and results of fault recurrence interval estimation should be considered for establishing the criteria for domestic active fault definition.

• Proceedings of the Earthquake Engineering Society of Korea Conference
• /
• 2003.09a
• /
• pp.28-35
• /
• 2003

Quaternary faults found around the Ulsan Fault System can be divided into 4 types based on the fault outcrop features : Type I fault cuts basements and Quaternary deposits of which remain on both hangwall and footwall. Type II fault is developed only in Quaternary deposit. Type III fault has inclined unconformity after Quaternary faulting. Type IV fault is common type around the Ulsan fault system and has horizontal unconformity surface after cutting earlier Quaternary deposit. After erosion, later Quaternary deposit overlays on both old deposit and basement. The Ulsan Fault System consists of three segments at large scale from north to south based on the lineament rank and shape, Quaternary fault location, and slip rate. The segment boundaries are identified by the existence of the two intervals which show no lineaments and Quaternary faults. But, if detail fault parameters could be obtained and used in segmentation, it can be divided into more than three segments.

• Journal of Advanced Navigation Technology
• /
• v.14 no.2
• /
• pp.233-238
• /
• 2010

In this paper, we applied the forward and backward error recovery techniques to a reduced instruction set computer (risc) processor to develop two fault-tolerant processors, namely, fetch redundant risc (FRR) processor and a redundancy execute risc (RER) processor. To evaluate the fault-tolerance capability of three target processors, we developed the base risc processor, FRR processor, and RER processor in SystemC hardware description language. We performed fault injection experiment using the three SystemC processor models and the SystemC-based simulation fault injection technique. From the experiments, for the 1-bit transient fault, the failure rate of the FRR, RER, and base risc processor were 1%, 2.8%, and 8.9%, respectively. For the 1-bit permanent fault, the failure rate of the FRR, RER, and base risc processor were 4.3%, 6.5%, and 41%, respectively. As a result, for 1-bit fault, we found that the FRR processor is more reliable among three processors.

• Journal of Advanced Engineering and Technology
• /
• v.7 no.3
• /
• pp.131-135
• /
• 2014

In this paper was proposed a flux offset-type fault current limiter as means of reducing fault currents. To secure the operation reliability of a flux offset-type fault current limiter, constructed a simulation system to analyze its operation characteristics by generating a double line-to-line fault. According to the test results, the system performed stably without any impedance. However, when an accident occurred, the flux-offset of magnetic was not occurred. Because of this, any impedance occurred at circuit. It was confirmed that the impedance was low and fast to limit the fault current. At this time, the fault current limited rate was about 95%.