• Title/Summary/Keyword: embedded design

Search Result 2,223, Processing Time 0.034 seconds

Design and Implementation of Wrapper to Support POSIX Standards on UbiFOSTM Real-Time Operating System (UbiFOSTM 실시간 운영체제에서 POSIX지원을 위한 래퍼의 설계 및 구현)

  • Song, Ye-Jin;Cho, Moon-Haeng;Lee, Cheol-Hoon
    • The Journal of the Korea Contents Association
    • /
    • v.7 no.8
    • /
    • pp.31-40
    • /
    • 2007
  • Recently, Embedded systems are different with the past as loading of a simple application program that executed specific functions according to the use and are evolved in the digital convergence integrated multimedia functions and then the complication of the application program is remarkably increased. This application program is combined and evolved with many application program in accordance with the demand of the age. For develope and manage this developing application is necessary standardized interface between developer and manager. POSIX was developed as the standard of the operating system in the standard interface which has the open system structure in computing system, and there is a posix.4 to standard for the system demands the loading of real-time operating system like a digital convergence devices. In this paper, we present the contents of designing and implementing the real-time operating system UbiFOSTM to wrapper for supporting the POSIX.4. Also, Experimental results show that implemented wrapper to application program standardizing POSIX.4 in linux and UbiFOSTM is slight only $3{\sim}9{\mu}s$.

An Investigation on Image Needs and Contexts in Image Search Failure (이미지 검색 실패에 나타난 이미지 요구와 맥락에 관한 분석)

  • Chung, EunKyung
    • Journal of the Korean BIBLIA Society for library and Information Science
    • /
    • v.26 no.1
    • /
    • pp.199-215
    • /
    • 2015
  • As a way of identifying users' image needs for improved effectiveness of image search, there have been recent research approaches to examine contextual factors in image needs with multiple perspectives. In this line of research, this study examined a total of 70 unsuccessful image searches for the purpose of investigating users' image needs. In order to achieve the purpose of this study, in particular, the characteristics of image needs, contextual factors on image needs, and image queries were investigated. The findings of this study demonstrated that information needs from the failed image searches are categorized primarily into specific and general/nameable categories. More importantly, these information needs are embedded with multiple contextual factors, primarily, task purpose and use purpose. With an analysis of detailed use purposes for image, illustration use was found most in this data set. For query analysis, the type of unique/refined image query was revealed primarily. As the results of this study were found similar to the findings of previous studies, it is possible to characterize the image needs from the failed image searches. In addition, the findings of this study are expected to be useful to the design and service of image retrieval.

Packet Loss Concealment Algorithm Based on Speech Characteristics (음성신호의 특성을 고려한 패킷 손실 은닉 알고리즘)

  • Yoon Sung-Wan;Kang Hong-Goo;Youn Dae-Hee
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.7C
    • /
    • pp.691-699
    • /
    • 2006
  • Despite of the in-depth effort to cantrol the variability in IP networks, quality of service (QoS) is still not guaranteed in the IP networks. Thus, it is necessary to deal with the audible artifacts caused by packet lasses. To overcame the packet loss problem, most speech coding standard have their own embedded packet loss concealment (PLC) algorithms which adapt extrapolation methods utilizing the dependency on adjacent frames. Since many low bit rate CELP coders use predictive schemes for increasing coding efficiency, however, error propagation occurs even if single packet is lost. In this paper, we propose an efficient PLC algorithm with consideration about the speech characteristics of lost frames. To design an efficient PLC algorithm, we perform several experiments on investigating the error propagation effect of lost frames of a predictive coder. And then, we summarize the impact of packet loss to the speech characteristics and analyze the importance of the encoded parameters depending on each speech classes. From the result of the experiments, we propose a new PLC algorithm that mainly focuses on reducing the error propagation time. Experimental results show that the performance is much higher than conventional extrapolation methods over various frame erasure rate (FER) conditions. Especially the difference is remarkable in high FER condition.

Experiments on the Composite Action of Steel Encased Composite Column (강재 매입형 합성기둥의 합성작용에 관한 실험)

  • Min Jin;Jung In-Keun;Shim Chang-Su;Chung Young-Soo
    • Journal of the Korea Concrete Institute
    • /
    • v.17 no.3 s.87
    • /
    • pp.393-400
    • /
    • 2005
  • Steel encased composite columns have been used for buildings and piers of bridges. Since the column section for the pier is relatively larger than that of building columns, economical steel ratio needs to be investigated for the required performance. Composite action between concrete and embedded steel sections can be obtained by bond and friction. However, the behavior of the column depends on the load introduction mechanism. Compression can be applied to concrete section, steel section and composite section. In this paper, experiments on shear strength of the steel encased composite column were performed to study the effect of confinement by transverse reinforcements, mechanical interlock by holes, and shear connectors. Bond strength obtained from the tests showed considerably higher value than the design value. Confinement, mechanical interlock and stud connectors Increased the shear strength and these values can be used effectively to obtain composite action of Steel Reinforced Concrete(SRC) columns.

Design for Access Control System based on Voice Recognition for Infectious Disease Prevention (전염성 확산 차단을 위한 음성인식 기반의 출입통제시스템 설계)

  • Mun, Hyung-Jin;Han, Kun-Hee
    • Journal of the Korea Convergence Society
    • /
    • v.11 no.7
    • /
    • pp.19-24
    • /
    • 2020
  • WHO declared a global pandemic on March 11th for Corona 19. However, there is a situation where you have to go to building for face-to-face education or seminars for economic and social activities. The first check method of COVID-19 infection is to measure body temperature, so the primary entrance and exit is blocked for near-field body temperature measurement. However, since it is troublesome to check directly, thermal camera is installed at the entrance of the building, and body temperature is measured indirectly using the infrared camera to control access. In case of middle and high schools, universities, and lifelong education center, we need a system that is possible to interoperate with attendance checks and automatically recognizes whether to wear masks and can authenticate students. We proposed the system that is to confirm whether to wear a mask with a camera that is embedded in a smart mirror, and that authenticates the user through voice recognition of the user who wants to enter the building by using voice recognition technology and determines whether to enter them or not. The proposed system can check attendance if it is linked with near-field temperature measurement and attendance check APP of student's smart phone.

Design of a computationally efficient frame synchronization scheme for wireless LAN systems (무선랜 시스템을 위한 계산이 간단한 초기 동기부 설계)

  • Cho, Jun-Beom;Lee, Jong-Hyup;Han, Jin_Woo;You, Yeon-Sang;Oh, Hyok-Jun
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.12
    • /
    • pp.64-72
    • /
    • 2012
  • Synchronization including timing recovery, frequency offset compensation, and frame synchronization is most important signal processing block in all wireless/wired communication systems. In most communication systems, synchronization schemes based on training sequences or preambles are used. WLAN standards of 802.11a/g/n released by IEEE are based on OFDM systems. OFDM systems are known to be much more sensitive to frequency and timing synchronization errors than single carrier systems. A loss of orthogonality between the multiplexed subcarriers can result in severe performance degradations. The starting position of the frame and the beginning of the symbol and training symbol can be estimated using correlation methods. Correlation processing functionality is usually complex because of large number of multipliers in implementation especially when the reference signal is non-binary. In this paper, a simple correlation based synchronization scheme is proposed for IEEE 802.11a/g/n systems. Existing property of a periodicity in the training symbols are exploited. Simulation and implementation results show that the proposed method has much smaller complexity without any performance degradation than the existing schemes.

Fixed-Point Modeling and Performance Analysis of a SIFT Keypoints Localization Algorithm for SoC Hardware Design (SoC 하드웨어 설계를 위한 SIFT 특징점 위치 결정 알고리즘의 고정 소수점 모델링 및 성능 분석)

  • Park, Chan-Ill;Lee, Su-Hyun;Jeong, Yong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.6
    • /
    • pp.49-59
    • /
    • 2008
  • SIFT(Scale Invariant Feature Transform) is an algorithm to extract vectors at pixels around keypoints, in which the pixel colors are very different from neighbors, such as vortices and edges of an object. The SIFT algorithm is being actively researched for various image processing applications including 3-D image constructions, and its most computation-intensive stage is a keypoint localization. In this paper, we develope a fixed-point model of the keypoint localization and propose its efficient hardware architecture for embedded applications. The bit-length of key variables are determined based on two performance measures: localization accuracy and error rate. Comparing with the original algorithm (implemented in Matlab), the accuracy and error rate of the proposed fixed point model are 93.57% and 2.72% respectively. In addition, we found that most of missing keypoints appeared at the edges of an object which are not very important in the case of keypoints matching. We estimate that the hardware implementation will give processing speed of $10{\sim}15\;frame/sec$, while its fixed point implementation on Pentium Core2Duo (2.13 GHz) and ARM9 (400 MHz) takes 10 seconds and one hour each to process a frame.

Low Power Implementation of Integrated Cryptographic Engine for Smart Cards (스마트카드 적용을 위한 저전력 통합 암호화 엔진의 설계)

  • Kim, Yong-Hee;Jeong, Yong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.6
    • /
    • pp.80-88
    • /
    • 2008
  • In this paper, the block cipher algorithms, 3-DES(Triple Data Encryption Standard), AES(Advanced Encryption Standard), SEED, HASH(SHA-1), which are domestic and international standards, have been implemented as an integrated cryptographic engine for smart card applications. For small area and low power design which are essential requirements for portable devices, arithmetic resources are shared for iteration steps in each algorithm, and a two-level clock gating technique was used to reduce the dynamic power consumption. The integrated cryptographic engine was verified with ALTERA Excalbur EPXA10F1020C device, requiring 7,729 LEs(Logic Elements) and 512 Bytes ROM, and its maximum clock speed was 24.83 MHz. When designed by using Samsung 0.18 um STD130 standard cell library, the engine consisted of 44,452 gates and had up to 50 MHz operation clock speed. It was estimated to consume 2.96 mW, 3.03 mW, 2.63 mW, 7.06 mW power at 3-DES, AES, SEED, SHA-1 modes respectively when operating at 25 MHz clock. We found that it has better area-power optimized structure than other existing designs for smart cards and various embedded security systems.

Broadband LTCC Receiver Module for Fixed Communication in 40 GHz Band (40 GHz 대역 고정통신용 광대역 LTCC 수신기 모듈)

  • Kim Bong-Su;Kim Kwang-Seon;Eun Ki-Chan;Byun Woo-Jin;Song Myung-Sun
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.10 s.101
    • /
    • pp.1050-1058
    • /
    • 2005
  • This paper presents how to design and implement a very compact, cost effective and broad band receiver module for IEEE 802.16 FWA(Fixed Wireless Access) in the 40 GHz band. The presented receiver module is fabricated in a multi-layer LTCC(Low Temperature Cofired Ceramic) technology with cavity process to achieve excellent electrical performances. The receiver consists of two MMICs, low noise amplifier and sub-harmonic mixer, an embedded image rejection filter and an IF amplifier. CB-CPW, stripline, several bond wires and various transitions to connect each element are optimally designed to keep transmission loss low and module compact in size. The LTCC is composed of 6 layers of Dupont DP-943 with relative permittivity of 7.1. The thickness of each layer is 100 um. The implemented module is $20{\times}7.5{\times}1.5\;mm^3$ in size and shows an overall noise figure of 4.8 dB, an overall down conversion gain of 19.83 dB, input P1 dB of -22.8 dBm and image rejection value of 36.6 dBc. Furthermore, experimental results demonstrate that the receiver module is suitable for detection of Digital TV signal transmitted after up-conversion of $560\~590\;MHz$ band to 40 GHz.

Automatic On-Chip Glitch-Free Backup Clock Changing Method for MCU Clock Failure Protection in Unsafe I/O Pin Noisy Environment (안전하지 않은 I/O핀 노이즈 환경에서 MCU 클럭 보호를 위한 자동 온칩 글리치 프리 백업 클럭 변환 기법)

  • An, Joonghyun;Youn, Jiae;Cho, Jeonghun;Park, Daejin
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.12
    • /
    • pp.99-108
    • /
    • 2015
  • The embedded microcontroller which is operated by the logic gates synchronized on the clock pulse, is gradually used as main controller of mission-critical systems. Severe electrical situations such as high voltage/frequency surge may cause malfunctioning of the clock source. The tolerant system operation is required against the various external electric noise and means the robust design technique is becoming more important issue in system clock failure problems. In this paper, we propose on-chip backup clock change architecture for the automatic clock failure detection. For the this, we adopt the edge detector, noise canceller logic and glitch-free clock changer circuit. The implemented edge detector unit detects the abnormal low-frequency of the clock source and the delay chain circuit of the clock pulse by the noise canceller can cancel out the glitch clock. The externally invalid clock source by detecting the emergency status will be switched to back-up clock source by glitch-free clock changer circuit. The proposed circuits are evaluated by Verilog simulation and the fabricated IC is validated by using test equipment electrical field radiation noise