• International Journal of High-Rise Buildings
• /
• v.6 no.1
• /
• pp.91-99
• /
• 2017

Special consideration should be given to differential column shortening during the design and construction of a tall building to mitigate the adverse effects caused by such shortening. The effects of the outrigger - which is conventionally used to increase the lateral stiffness of a tall building - on the differential shortening are investigated in this study. Three analysis models, a constant-section, constant-stress, and general model, are prepared, and the differential shortenings of these models with and without the outrigger are compared. The effects of connection time, sectional area, and location of the outrigger on the differential shortening are studied. The sectional area of the outrigger shows a non-linear relation in reducing the maximum differential shortening. The optimum locations of the single and dual outriggers are investigated by an exhaustive search method, and it is confirmed that a global optimum location exists. This study shows that the outrigger can be utilized to reduce the differential shortening between the interior core wall and the perimeter columns as well as to reduce the lateral displacements due to wind or earthquake loads.

• Journal of KIISE:Information Networking
• /
• v.28 no.1
• /
• pp.37-44
• /
• 2001

본논문은 이중의 비실시간 네트워크 상에서의 실시간 원격 프로시쥬어 호출(RPC)을 위한 메시지 스케쥴링 기법을 제안하고 평가한다. 제안된 기법은 시간제약 조건을 고려한 메시지 스케쥴에 의해 RPC 트랜잭션의 종료시한 만족도를 향상시키기 위하여 각 네트워크에 메시지 분배 비율을 달리함으로써 부하를 차별화하고 종료시한이 촉박한 메시지는 낮은 부하의 네트워크를 통해 전송한다. 생성 간격 시간 서버실행시간 여유시간 등과 같은 네트워크 인자를 기반으로 SMPL에 의해 수행된 모의실험 결과는 적절한 분할 기준치를 설정했을 때 제안된 기법이 실시간 RPC의 성능을 향상시킬수 있으며 분할 기준치는 통계적 모델에 의해 효율적으로 찾아질수 있음을 보인다.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.32B no.9
• /
• pp.1162-1170
• /
• 1995

In this paper, we present a message transfer scheme for efficient message passing in the hierarchically structured multiprocessor computer SPAX(Scalable Parallel Architecture computer based on X-bar network). The message transfer scheme provides interface not only with operating system but also with end users. In order to transfer two types of control message and data message efficiently, it supports both of memory-mapped transfer and DMA-based transfer. Dual-port RAMs are used as message buffers, and control and status registers provide efficient programming interface. Interlaced parity scheme is adopted for error control. If any error is detected at receiving node, errored packet is resent by sender according to retry mechanism. In conjunction with retry mechanism, watchdog timers are used to protect infinite waiting and repeated retry. The proposed message transfer scheme can be applied to input/output nodes and communication connection nodes as well as processing nodes in the SPAX.

• The Bulletin of The Korean Astronomical Society
• /
• v.44 no.1
• /
• pp.74.1-74.1
• /
• 2019

We present an ongoing imaging survey of the host galaxies of hard X-ray-selected active galactic nuclei (AGNs) observed with the Hubble Space Telescope (HST). The snapshot images are taken with the Advanced Camera for Surveys through an HST gap-filler program. The sample, selected from the 70-month Swift-BAT X-ray source catalog, represents an unbiased and uniform AGN population, which will enable us to test the AGN unification model and explore the physical connection between host galaxies and central supermassive black holes. We also plan to investigate the AGN triggering mechanism by examining merger signatures and searching for dual nuclei. We present the pipeline for imaging analysis and the current status of the survey.

• Journal of Broadcast Engineering
• /
• v.23 no.5
• /
• pp.606-613
• /
• 2018

This study is concerned with implementing an external memory expansion device for large-scale image processing. It consists of an external memory adapter card with a PCI(Peripheral Component Interconnect) Express Gen3 x8 interface mounted on a graphics workstation for image processing and an external memory board with external DDR(Dual Data Rate) memory. The connection between the memory adapter card and the external memory board is made through the optical interface. In order to access the external memory, both Programmable I/O and DMA(Direct Memory Access) methods can be used to efficiently transmit and receive image data. We implemented the result of this study using the boards equipped with Altera Stratix V FPGA(Field Programmable Gate Array) and 40G optical transceiver and the test result shows 1.6GB/s bandwidth performance.. It can handle one channel of 4K UHD(Ultra High Density) image. We will continue our study in the future for showing bandwidth of 3GB/s or more.

• The KIPS Transactions:PartC
• /
• v.9C no.5
• /
• pp.733-742
• /
• 2002

It has been known that the host mobility feature has very significant impact on the QoS (Quality of Service), which is usually required to a real-time multimedia application. The existing QoS support mechanisms to provide the real-time services to fixed network environment, like as RSVP, are inadequate to accommodate the mobile hosts which can frequently change their point of attachments to the fixed network. So, MRSVP (Mobile RSVP) protocol has been proposed to reduce the impacts of host mobility on QoS guarantees, in which a mobile host needs to make advance resource reservations at multiple locations it may possibly visit during the lifetime of the connection. This paper proposes a dynamic dual anchor node (DDAN) architecture which integrates the MRSVP and RSVP tunnel, in addition to the Mobile IP Regional Registration protocol. By limiting the resource reserved in local area, it preserves the lower level of resource reservation, but provides approximately the same degree of QoS support as the existing MRSVP.

• Journal of IKEEE
• /
• v.28 no.2
• /
• pp.234-238
• /
• 2024

This paper presents a study on the integration of 3D-stacked dual-tip RRAM with a CNN accelerator architecture, leveraging its low drive current characteristics and scalability in a 3D stacked configuration. The dual-tip structure is utilized in a parallel connection format in a synaptic array to implement multi-level capabilities. It is configured within a Network-on-chip style accelerator along with various hardware blocks such as DAC, ADC, buffers, registers, and shift & add circuits, and simulations were performed for the CNN accelerator. The quantization of synaptic weights and activation functions was assumed to be 16-bit. Simulation results of CNN operations through a parallel pipeline for this accelerator architecture achieved an operational efficiency of approximately 370 GOPs/W, with accuracy degradation due to quantization kept within 3%.

• Journal of the Korea Society of Computer and Information
• /
• v.12 no.2 s.46
• /
• pp.209-220
• /
• 2007

Mobile devices become a pak of our daily life due to their versatility, such as the wireless phone calls, the wireless accessibility to Internet, the display of multimedia content, and the communication with nearby mobile devices. Third generation telecommunication service provides an easy access to the Internet for nubile devices. Mobile users pay a fee charged by the telecommunication provider based on the amount of data transferred. This paper introduces a special ad hoc network in which mobile devices cooperate each other to download an interesting content from the Internet in order to reduce the telecommunication cost. The mobile devices, called the peers, in the ad hoc network are assigned a portion of the target file, and are responsible for downloading the portion using their 3G connection. Then, the peers exchange their downloaded portion with other participating peers using their cost-free ad hoc connection in order to reconstruct the whole content. According to the simulation results, large number of participating peers saves the telecommunication cost up to 90% with as few as 10 peers, although it slightly increase the overall content reconstruction time.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.28 no.3B
• /
• pp.183-190
• /
• 2003

The explosion of the Internet has brought an acute need for efficient operation, which becomes to develop several technologies based on optical networks. By matching merging technology using wavelength multiplexing, an efficient administration with limited wavelength can provide scalability of network. The merging in optical layer has limitation of devices since the merging can not be performed in this layer. Hence the merging must be implemented in electronic layer. When the merging is implemented, the delay time would be increased in OXC (Optical Cross Connection), but the improvement of throughput rate will be expected in the process of explosive traffic due to reduction of optical channel supporting large bandwidth. In this thesis, we proposed an OXC of dual module having a merging function. We considered the optimum merging point with the largest in system performance and confirmed results using the simulation.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.18 no.10
• /
• pp.2339-2344
• /
• 2014

of a microstrip transmission line, this transmission line can operate as the microstrip line or the coplanar line according to open or short connection between the ungrounded copper plane and grounded plane on the base plane. Two different type operation of the transmission line means that one transmission line can have two different characteristic impedances. This paper proposes and fabricates the circuit to be operated 2-ports power transmission line or 2-way power divider with the stable input matching characteristic by using this dual-impedance transmission line. The proposed circuit operates 2-ports power transmission line in case of the coplanar line or 2-way power divider line in case of the microstrip line. The fabricated circuit shows $S_{21}$ > -0.2 dB and $S_{11}$ < -15 dB above 700 MHz when the circuit operates 2-ports power transmission line. And, it is $S_{21}$ > -3.8 dB, $S_{11}$ < -10 dB and $S_{21}/S_{31}$ < ${\pm}0.3dB$ above 700 MHz when the circuit operates 2-way power divider.