• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2011년도 춘계학술대회
• /
• pp.664-667
• /
• 2011

본 연구에서는 차세대 나노소자인 DGMOSFET에서 발생하는 단채널효과 중 하나인 문턱전압특성에 대하여 분석하고자 한다. 특히 포아송방정식을 풀 때 전하분포를 가우시안 함수를 사용함으로써 보다 실험값에 가깝게 해석하였으며 이때 가우시안 함수의 변수인 이온주입범위 및 분포편차에 대하여 문턱전압의 변화를 관찰하고자 한다. 포아송방정식으로 부터 해석학적 전위분포 모델을 구하였으며 이를 이용하여 문턱전압을 구하였다. 문턱전압은 표면전위가 페르미전위의 두배가 될 때 게이트 전압으로 정의되므로 표면전위의 해석학적 모델을 구하여 문턱전압을 구하였다. 본 연구의 모델이 타당하다는 것을 입증하기 위하여 포텐셜 분포값을 수치해석학적 값과 비교하였다. 결과적으로 본 연구에서 제시한 포텐셜모델이 수치해석학적 시뮬레이션모델과 매우 잘 일치하였으며 DGMOSFET의 도핑분포 함수의 형태에 따라 문턱전압 특성을 분석하였다.

• 분석과학
• /
• 제13권4호
• /
• pp.504-510
• /
• 2000

Glycyrrhizin은 감초(Glycyrrhizae Radix)의 주성분으로써 항궤양, 항염증, 항알러지, 진해작용을 하는 것으로 알려져 있으며 glycyrrhetinic acid에 2당류가 연결된 매우 hydrophilic하고 분자량이 큰(mw=822.92) 물질이다. 본 연구에서는 on-line high performance liquid chromatography (HPLC)/electrospray ionization (ESI)- mass spectrometery (MS)를 이용하여 각종 glycyrrhizin 표준품들의 불순물들에 대한 구조 규명을 하였다. 사용한 HPLC column은 $C_{18}$($3.9{\times}300mm$, $10{\mu}m$)이었으며 이동상은 acetic acid/$H_2O$(1:15):acetonitrile=3:2를 0.8ml/min으로 흘려주었고 용출물을 post-column splitter를 사용하여 50:1로 split시켜서 ESI-MS에 주입하였다. ESI-MS는 negative mode이었으며 CapEx voltage는 100 V에서 각 불순물들의 분자량이 측정되었고 구조규명을 위하여 CapEx voltage를 80-300 V까지 변화시켜주는 CID (collision induced dissoclation) 기법을 사용함으로써 fragment를 얻을 수 있었고 이를 바탕으로 구조규명을 하였다. 주요 불순물의 구조는 glycyrrhetic acid moiety에 수산화기(-OH)가 붙은 형태와 glycyrrhetic acid moiety의 12번 위치에서 환원이 일어난 형태 이었다. 표준품의 순도는 약 90% 정도이었다.

• Journal of Electrical Engineering and Technology
• /
• 제1권3호
• /
• pp.396-405
• /
• 2006

The visual analysis of buried channel (Be) devices such as buried channel MOSFETs and CCDs (Charge Coupled Devices) is investigated to give better understanding and insight for their electrical behaviours using a 3-dimensional (3-D) numerical simulation. This paper clearly demonstrates the capability of the numerical simulation of 'EVEREST' for characterising the analysis of a depletion mode MOSFET and BC CCD, which is a simulation software package of the semiconductor device. The inverse threshold and punch-through voltages obtained from the simulations showed an excellent agreement with those from the measurement involving errors of within approximately 1.8% and 6%, respectively, leading to the channel implanted doping profile of only approximately $4{\sim}5%$ error. For simulation of a buried channel CCD an advanced adaptive discretising technique was used to provide more accurate analysis for the potential barrier height between two channels and depletion depth of a deep depletion CCD, thereby reducing the CPU running time and computer storage requirements. The simulated result for the depletion depth also showed good agreement with the measurement. Thus, the results obtained from this simulation can be employed as the input data of a circuit simulator.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권5호
• /
• pp.673-681
• /
• 2014

In this paper, a novel low specific on-resistance SOI LDMOS Device with P+P-top layer in the drift region is proposed and investigated using a two dimensional device simulator, MEDICI. The structure is characterized by a heavily-doped $P^+$ region which is connected to the P-top layer in the drift region. The $P^+$ region can modulates the surface electric field profile, increases the drift doping concentration and reduces the sensitivity of the breakdown voltage on the geometry parameters. Compared to the conventional D-RESURF device, a 25.8% decrease in specific on-resistance and a 48.2% increase in figure of merit can be obtained in the novel device. Furthermore, the novel $P^+P$-top device also present cost efficiency due to the fact that the $P^+$ region can be fabricated together with the P-type body contact region without any additional mask.

• 한국신재생에너지학회:학술대회논문집
• /
• 한국신재생에너지학회 2011년도 춘계학술대회 초록집
• /
• pp.122.1-122.1
• /
• 2011

Phosphorus is known to pile-up at the silicon surface when it is thermally oxidized. A thin layer, about 40nm thick from the silicon surface, is created containing more phosphorus than the bulk of the emitter. This layer has a gaussian profile with the peak at the surface of the silicon. In this study the pile-up effect was studied if this layer can act as a front surface field for solar cells. The effect was also tested if its high dose of phosphorus at the silicon surface can lower the contact resistance with the front metal contact. P-type wafers were first doped with phosphorus to create an n-type emitter. The doping was done using either a furnace or ion implantation. The wafers were then oxidized using dry thermal oxidation. The effect of the pile-up as a front surface field was checked by measuring the minority carrier lifetime using a QSSPC. The contact resistance of the wafers were also measured to see if the pile-up effect can lower the series resistance.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 하계학술대회 논문집
• /
• pp.1010-1013
• /
• 2001

Zinc oxide(ZnO) films were prepared by ultrasonic spray pyrolysis on indium (In) films deposited by evaporation and subsequently submitted to rapid thermal annealing (RTA). The RTA was processed in air or a vacuum ambient. The crystallographic properties and surface morphologies of the films were characterized before and after the RTA by X-ray diffraction (XRD) and scanning electron microscopy(SEM), respectively. The resistivity variation of the films with RTA temperature and time was measured by the 4-point probe method. Auger electron spectroscopy(AES) was carried out to figure out the distribution of indium atoms in the ZnO films. The resistivity of the ZnO on In(ZnO/In) films decreased to 2${\times}$10$\^$-3/ $\Omega$cm by diffusion of the In. The In diffusion into the ZnO films roughened the surface of the ZnO films. The results of depth profile by AES showed a hump of In atoms around ZnO/In interface after the RTA at 800$^{\circ}C$, which disappeared by the RTA at 1000$^{\circ}C$. The effects of temperature, time and ambient during the RTA on the structural and electrical properties of the ZnO/In films were discussed.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1998년도 하계종합학술대회논문집
• /
• pp.331-334
• /
• 1998

p형 실리콘 기판위에 100.angs.의 초기 산화막을 성장시킨 후 붕소(B)와 인(P)을 1MeV 이온주입 에너지로 4.dec. tilting하여 붕소의 도즈량은 1*10/녀ㅔ 13/[cm/sup -2/]까지, 인은 1*10/sup 13/[cm/sup -2]로부터 1*10/sup 14/[cm/sup -2/] 까지 변화시키며 이온 주입하였다. 이온주입 후 RTA 로서 열처리 하였으며, 열처리 시간은 10초에서 40초까지,열처리 온도를 1000.deg.C에서 1100.deg.C까지 변화하였다. 이후 기파낸의 불순물의 프로파일 및 미세 결함의 분포를 분석하기 위하여, SIMS, SRP, XTEM 분석을 실시하였고, 이를 monte-carlo 모ㅓ델로서 시뮬레이션하여 비교하였다. SIMS 분석 결과 열처리 온도와 시간이 증가할수록 접합깊이가 증가하였고, 프로파일이 넓어짐을 볼수 있다. SRP 측정에서 붕소는 주해거리 (Rp)값은 1.8.mu.m~1.9.mu.m, 인의 경우는 1.1.mu.m~1.2.mu.m의 주행거리 (Rp) 값이 나타났다. XTEM 분석결과 붕소의 경우 열처리에 전후에도 결함을 볼수 없었고, 인의 경우 열처리 이후에 실리콘 결정내부에 있던 산소(O)와 인(P)우너자의 pinning효과에 의해 전위다이폴을 형성하여 표면근처로 성장함을 볼수 있었다.

• 대한전자공학회논문지SD
• /
• 제40권4호
• /
• pp.13-20
• /
• 2003

반도체 소자이론에 근거한 집적회로용 BJT의 역포화 전류 모델을 제시한다. 공정 조건으로부터 베이스 영역의 불순물 분포를 구하는 방법과 원형 에미터 구조를 갖는 Lateral PNP BJT와 Vertical NPN BJT의 베이스 Gummel Number를 정교하게 계산하는 방법을 제시한다. 제안된 방법의 타당성을 검증하기 위해 20V와 30V 공정을 기반으로 제작한 NPN BJT와 PNP BJT의 역포화 전류를 실측치와 비교한 결과, NPN BJT는 6.7%의 평균상대오차를 보이고 있으며 PNP BJT는 6.0%의 평균 상태오차를 보인다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2003년도 춘계학술대회 논문집 센서 박막재료 반도체 세라믹
• /
• pp.213-216
• /
• 2003

Recently a new high power device GCT (Gate Commutated Turn-off) thyristor has been successfully introduced to high power converting application areas. GCT thyristor has a quite different turn-off mechanism to the GTO thyristor. All main current during turn-off operation is commutated to the gate. Therefore, IGCT thyristor has many superior characteristics compared with GTO thyristor; especially, snubberless tum-off capacibility and higher turn-on capacibility. The basic structure of the GeT thyristor is same as that of the GTO thyristor. This makes the blocking voltage higher and controllable on-state current higher. The turn-off characteristic of the GCT thyristor is influenced by the minority carrier lifetime and the performance of the gate drive unit. In this paper, we present turn-off characteristics of the 2.5kV PT(Punch-Through) type GCT as a function of the minority carrier lifetime and variation of the doping profile shape of p-base region.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 하계학술대회 논문집 Vol.9
• /
• pp.133-133
• /
• 2008

Recently, as the down-scailing of field-effect transistor devices continues, Schottky-barrier field-effect transistors (SB-FETs) have attracted much attention as an alternative to conventional MOSFETs. SB-FETs have advantages over conventional devices, such as low parasitic source/drain resistance due to their metallic characteristics, low temperature processing for source/drain formation and physical scalability to the sub-10nm regime. The good scalability of SB-FETs is due to their metallic characteristics of source/drain, which leads to the low resistance and the atomically abrupt junctions at metal (silicide)-silicon interface. Nevertheless, some reports show that SB-FETs suffer from short channel effect (SCE) that would cause severe problems in the sub 20nm regime.[Ouyang et al. IEEE Trans. Electron Devices 53, 8, 1732 (2007)] Because source/drain barriers induce a depletion region, it is possible that the barriers are overlapped in short channel SB-FETs. In order to analyze the SCE of SB-FETs, we carried out systematic studies on the Schottky barrier overlapping in short channel SB-FETs using a SILVACO ATLAS numerical simulator. We have investigated the variation of surface channel band profiles depending on the doping, barrier height and the effective channel length using 2D simulation. Because the source/drain depletion regions start to be overlapped each other in the condition of the $L_{ch}$~80nm with $N_D{\sim}1\times10^{18}cm^{-3}$ and $\phi_{Bn}$ $\approx$ 0.6eV, the band profile varies as the decrease of effective channel length $L_{ch}$. With the $L_{ch}$~80nm as a starting point, the built-in potential of source/drain schottky contacts gradually decreases as the decrease of $L_{ch}$, then the conduction and valence band edges are consequently flattened at $L_{ch}$~5nm. These results may allow us to understand the performance related interdependent parameters in nanoscale SB-FETs such as channel length, the barrier height and channel doping.