The Peripheral Circuit Design of 30nm Multi-level Non-volatile Memory for characteristics and operating evaluation (30nm급 Multi-level Non-volatile Memory의 특성 및 동작 평가를 위한 주변 회로 설계)
-
- Proceedings of the IEEK Conference
- /
- 2008.06a
- /
- pp.1183-1184
- /
- 2008