• 제목/요약/키워드: discrete event model

검색결과 277건 처리시간 0.022초

이산사건모델에 기반한 PLC 래더다이어그램 자동합성 (Synthesis of Ladder Diagrams for PLCs Based on Discrete Event Models)

  • 강봉석;조광현
    • 제어로봇시스템학회논문지
    • /
    • 제7권11호
    • /
    • pp.939-943
    • /
    • 2001
  • PLC(programmable Logic Controller)s essential components of modern automation systems encompassing almost every industry. Ladder Diagrams (LD) have been widely used in the design of such PLC since the LD is suitable for the modeling of the sequential control system. However, the synthesis of LD itself mainly depends on the experience of the industrial engineer, which may results in unstructured or inflexible design. Hence, in this paper, we propose a ladder diagram conversion algorithm which systematically produces LDs for PLCs based on discrete event models to enhance the structured and flexible design mechanism.

  • PDF

이산사건 시뮬레이션을 사용한 시스템의 설계 (System Design Using Discrete Event Simulation)

  • 이영해
    • 한국시뮬레이션학회:학술대회논문집
    • /
    • 한국시뮬레이션학회 1998년도 The Korea Society for Simulation 98 춘계학술대회 논문집
    • /
    • pp.50-55
    • /
    • 1998
  • In this paper we use discrete simulation method to get the criteria of system evaluation required in the case of designing the complicated probabilistic event system having discrete probabilistic variables and to search the effective and reliable alternatives to satisfy the objective value of the given system through on-line, single run within the short time period. If we find the alternative we construct the algorithm which change values of decision variables and determining alternative by using the stopping algorithm which end the simulation in the steady state of system. In order to prevent the loss of data when we analyze the acquired design alternative in the steady state we provide the background of the estimation of the autoregressive model and mean and confidence interval for evaluating correctly the objective function obtained by the small amount of output data through the short time period simulation.

  • PDF

이산형 변수 시스템의 설계를 위한 시뮬레이션 활용 기법 연구 (A Method for Design of Discrete Variable Stochastic Systems using Simulation)

  • 박경종
    • 한국시뮬레이션학회논문지
    • /
    • 제8권3호
    • /
    • pp.1-16
    • /
    • 1999
  • This paper deals with a discrete simulation optimization method for designing a complex probabilistic discrete event system. The proposed algorithm in this paper searches the effective and reliable alternatives satisfying the target values of the system to be designed through a single run in a relatively short time period. It tries to estimate an autoregressive model, and construct mean and confidence interval for evaluating correctly the objective function obtained by small amount of output data. The experimental results using the proposed method are also shown.

  • PDF

DEVS 환경에서 LNG FPSO 액화 공정의 신뢰도 해석 (Reliability Analysis of LNG FPSO Liquefaction Cycle in DEVS Environment)

  • 하솔;구남국;노명일
    • 한국CDE학회논문집
    • /
    • 제18권2호
    • /
    • pp.138-147
    • /
    • 2013
  • The liquefaction process system is regarded as primary among all topside systems in LNG FPSO. This liquefaction process system is composed of many types of equipment. LNG equipment on offshore plants has quite different demands on the equipment compared to traditional onshore LNG plants, so the reliability analysis of this process system needs to be performed. This study investigates how DEVS formalism for discrete event simulation can be used to reliability analysis of the liquefaction cycle for LNG FPSO. The reliability analysis method based on DEVS formalism could be better model for reflecting the system configuration than the conventional reliability analysis methods, such as fault tree analysis and event tree analysis.

GK-DEVS : 3차원 인간제작 시스템의 시뮬레이션을 위한 형상 기구학 DEVS (GK-DEVS : Geometric and Kinematic DEVS for Simulation of 3 Dimensional Man-Made Systems)

  • 황문호;천상욱;최병규
    • 한국시뮬레이션학회논문지
    • /
    • 제9권1호
    • /
    • pp.39-54
    • /
    • 2000
  • Presented in this paper is a modeling and simulation methodology for 3 dimensional man-made systems. Based on DEVS(discrete event system specification) formalism[13], we propose GK-DEVS (geometrical and kinematic DEVS) formalism to describe the geometrical and kinematic structure and continuous state dynamics. To represent geometry and kinematics, we add a hierarchical structure to the conventional atomic model. In addition, we employ the "empty event" and its external event function for continuous state changing. In terms of abstract simulation algorithm[13], the simulation method of GK-DEVS, named GK-Simulator, is proposed for combined discrete-continuous simulation. Using GK-DEVS, the simulation of an FMS(flexible manufacturing system) consisting of a luring machine, a 3-axis machine and a RGV-mounted robot has been peformed.en peformed.

  • PDF

실시간 시간논리구조를 이용한 이산 사건 시스템의 모델링 (Modeling of Discrete Event Systems with Real-time Temporal Logic Frameworks)

  • 정용만;이원혁;최정내;황형수
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1997년도 하계학술대회 논문집 B
    • /
    • pp.590-592
    • /
    • 1997
  • A Discrete Event Dynamic System is a system whose states change in response to the occurrence of events from a predefined event set. A major difficulty in developing analytical results for the systems is the lack of appropriate modeling techniques. This paper proposes the use of Real-time Temporal Logic as a modeling tool for the analysis and control of DEDS. The Real-time Temporal Logic Frameworks is extended with a suitable structure of modeling hard real-time constraints. Modeling rules are developed for several specific situations. It is shown how the graphical model can be translated to a system of linear equations and constraints.

  • PDF

병렬 분산 환경에서의 DEVS 형식론의 구현 (An Implementation of the DEVS Formalism on a Parallel Distributed Environment)

  • 성영락
    • 한국시뮬레이션학회논문지
    • /
    • 제1권1호
    • /
    • pp.64-76
    • /
    • 1992
  • The DEVS(discrete event system specificaition) formalism specifies a discrete event system in a hierarchical, modular form. DEVSIM++ is a C++based general purpose DEVS abstract simulator which can simulate systems modeled by the DEVS formalism in a sequential environment. This paper describes P-DEVSIM++which is a parallel version of DEVSIM++ . In P-DEVSIM++, the external and internal event of DEVS models can by processed in parallel. For such processing, we propose a parallel, distributed optimistic simulation algorithm based on the Time Warp approach. However, the proposed algorithm localizes the rollback of a model within itself, not possible in the standard Time Warp approach. An advantage of such localization is that the simulation time may be reduced. To evaluate its performance, we simulate a single bus multiprocessor architecture system with an external common memory. Simulation result shows that significant speedup is made possible with our algorithm in a parallel environment.

  • PDF

가상제조환경을 위한 형상기구학 모델링 및 시뮬레이션으로의 DEVS 확장 (Extending the DEVS formalism toward Geometrical Kinematic Modeling and Simulation for Virtual Manufacturing Environment)

  • 황문호
    • 한국시뮬레이션학회:학술대회논문집
    • /
    • 한국시뮬레이션학회 1999년도 추계학술대회 논문집
    • /
    • pp.24-29
    • /
    • 1999
  • Proposed in this paper is a modeling and simulation methodology for a virtual manufacturing environment. Based on DEVS formalism[Zeigler 76], the proposed model, so called GKDEVS, is designed to descript the geometrical knematic structure as well as event-driven and continuous state dynamics. In terms of abstract simulation algorithm[Zeigler 84], the simulation method of GKDEVS is proposed for combined discrete-continuous simulation. Using the GKDEVS, and FMS model consisting of a turing machine, a 3-axis machine and a RGV-mounted robot is constructed and simulated.

  • PDF

내장형 시스템의 동시적 개발을 위한 이산 사건 시스템 형식론 기반 요구사항 평가 방법 (Requirements Evaluation Method for Concurrent Development of Embedded System based on Discrete Event System Formalism)

  • 최재웅;최창범
    • 한국시뮬레이션학회논문지
    • /
    • 제27권2호
    • /
    • pp.61-69
    • /
    • 2018
  • 최근 정보 통신 기술이 발전함에 따라, 내장형 시스템은 여러 산업 분야에 적용되고 있으며 더욱 복잡해지고 있다. 이로 인해, 내장형 시스템의 개발 비용과 시간도 덩달아 증가하고 있다. 본 논문에서는 내장형 시스템의 개발 비용 및 시간을 절감하기 위해서 내장형 시스템의 동시적 개발을 위한 이산 사건 시스템(DEVS) 형식론에 기반 요구사항 평가 방법을 제안한다. 본 논문에서는 요구사항 명세를 DEVS 원자 모델의 형태로 기술하는 방법을 제안하며, 이를 개발하여 만든 요구사항 모델과 요구사항 평가 대상 시스템을 비교하는 평가자 모델 및 이들을 활용하는 평가 방법을 제안한다. 또한, 요구사항 평가를 위해 만든 요구사항 모델을 내장형 시스템의 동시적 개발 과정에 활용하는 방법을 제안한다. 제안하는 요구사항 평가 방법에 대한 사례 연구로 키넥트 깊이 정보 처리 시스템에 대한 요구사항 평가를 진행하였다.

DEVS 다이어그램 기반 이산사건 시뮬레이션 소프트웨어 구현 및 정적 검증기법: 실용적 접근방법 (Implementation and Static Verification Methodology of Discrete Event Simulation Software based on the DEVS Diagram: A Practical Approach)

  • 송해상
    • 한국시뮬레이션학회논문지
    • /
    • 제27권3호
    • /
    • pp.23-36
    • /
    • 2018
  • 이산사건시스템명세(DEVS) 형식론은 이산사건시스템을 모듈러하고 계층적으로 모델링할 수 있는 잘 정의된 의미론을 제공하고 있어 이산사건시스템 모델링 시뮬레이션 (M&S)에 많이 사용되어 왔다. 이러한 수학적 표현 대신에 DEVS 다이어그램은 복잡한 시스템을 보다 직관적이며 편리한 표현력을 제공한다. 본 논문은 DEVS 다이어그램을 이용하여 표현된 모델을 시뮬레이션 코드로 체계적으로 구현하며 검증하는 DEVS 클린룸 프로세스를 제안하였다. 구체적으로, 주어진 다이어그램 모델의 적합성 검사, 테이블 DEVS 모델로의 변환, 마지막으로 시뮬레이션 소스코드로 변환하는 방법과 역으로 추적성을 기반으로 한 검사기법을 통해 정적 검증하는 구체적인 방법을 제시하였다. 간단한 예제를 통해 제안된 프로세스를 적용하는 구체적인 방법을 설명하였으며, 적용사례 통해 제안된 기법이 실용적으로 적용 가능한 효과적인 프로세스임을 확인하였다.