• Title/Summary/Keyword: consumption power

검색결과 5,983건 처리시간 0.034초

이동형 시스템에서 프로세서의 전력 소모 최소화를 위한 주파수 선택 알고리즘 (A Frequency Selection Algorithm for Power Consumption Minimization of Processor in Mobile System)

  • 김재진;강진구;허화라;윤충모
    • 디지털산업정보학회논문지
    • /
    • 제4권1호
    • /
    • pp.9-16
    • /
    • 2008
  • This paper presents a frequency selection algorithm for minimization power consumption of processor in Mobile System. The proposed algorithm has processor designed low power processor using clock gating method. Clock gating method has improved the power dissipation by control main clock through the bus which is embedded clock block applying the method of clock gating. Proposed method has compared power consumption considered the dynamic power for processor, selected frequency has considered energy gain and energy consumption for designed processor. Or reduced power consumption with decreased processor speed using slack time. This technique has improved the life time of the mobile systems by clock gating method, considered energy and using slack time. As an results, the proposed algorithm reduce average power saving up to 4% comparing to not apply processor in mobile system.

OFDM 기반 광대역 멀티미디어 단말의 전력절감 효율 분석에 관한 연구 (Investigation of Power Saving Efficiency for the OFDM Based Multimedia Communication Terminal)

  • 문재필;이은서;김동환;이재식;장태규
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2005년도 추계종합학술대회
    • /
    • pp.155-158
    • /
    • 2005
  • An invesitigation on power consumption of a mobile multimedia system using OFDM and MDVS technique is reported here. Analysis and simulation are performed to find the significances of proposed Microscopic Dynamic Voltage Scaling(MDVS) tehnique[4] on digital processor in terms of power saving. A study is also made to show power reduction in mobile multimedia system by incorporating OFDM modulation scheme in RF front-end. Finally, overall power consumption by functionally distinguished blocks ie. RF front-end, digital processor and human interface unit is shown here. Total power consumption is 8.2W for 2Mbps SD-quality WCDMA multimedia video service - the power consumption of digital processor is 3.9W(48%), the power consumption of RF front-end is 3.2W (36%), and the power consumption of interface is 1.8W(16%). Power saving of applying purposed MDVS technique is 35% in digital processor, and power saving of OFDM technique is 10-12dB in RF front-end.

  • PDF

An Effective Viewport Resolution Scaling Technique to Reduce the Power Consumption in Mobile GPUs

  • Hwang, Imjae;Kwon, Hyuck-Joo;Chang, Ji-Hye;Lim, Yeongkyu;Kim, Cheong Ghil;Park, Woo-Chan
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제11권8호
    • /
    • pp.3918-3934
    • /
    • 2017
  • This paper presents a viewport resolution scaling technique to reduce power consumption in mobile graphic processing units (GPUs). This technique controls the rendering resolution of applications in proportion to the resolution factor. In the mobile environment, it is essential to find an effective resolution factor to achieve low power consumption because both the resolution and power consumption of a GPU are in mutual trade-off. This paper presents a resolution factor that can minimize image quality degradation and gain power reduction. For this purpose, software and hardware viewport resolution scaling techniques are applied in the Android environment. Then, the correlation between image quality and power consumption is analyzed according to the resolution factor by conducting a benchmark analysis in the real commercial environment. Experimental results show that the power consumption decreased by 36.96% on average by the hardware viewport resolution scaling technique.

대학건물의 전력소비패턴 분석을 통한 태양광, ESS 적정용량 산정 및 경제적 효과 분석 (Calculation of Photovoltaic, ESS Optimal Capacity and Its Economic Effect Analysis by Considering University Building Power Consumption)

  • 이혜진;최정원
    • 한국산업융합학회 논문집
    • /
    • 제21권5호
    • /
    • pp.207-217
    • /
    • 2018
  • Recently, the importance of energy demand management, particularly peak load control, has been increasing due to the policy changes of the Second Energy Basic Plan. Even though the installation of distributed generation systems such as Photovoltaic and energy storage systems (ESS) are encouraged, high initial installation costs make it difficult to expand their supply. In this study, the power consumption of a university building was measured in real time and the measured power consumption data was used to calculate the optimal installation capacity of the Photovoltaic and ESS, respectively. In order to calculate the optimal capacity, it is necessary to analyze the operation methods of the Photovoltaic and ESS while considering the KEPCO electricity billing system, power consumption patterns of the building, installation costs of the Photovoltaic and ESS, estimated savings on electric charges, and life time. In this study, the power consumption of the university building with a daily power consumption of approximately 200kWh and a peak power of approximately 20kW was measured per minute. An economic analysis conducted using these measured data showed that the optimal capacity was approximately 30kW for Photovoltaic and approximately 7kWh for ESS.

디지털 기술의 소모전력을 위한 FPGA 모듈 알고리즘에 관한연구 (A Study of FPGA Modul Algorithm consider the Power Consumption for Digital Technology)

  • 윤충모;김재진
    • 한국정보통신학회논문지
    • /
    • 제13권9호
    • /
    • pp.1851-1857
    • /
    • 2009
  • 본 논문은 소모 전력 계산을 위해 회로를 구현하고자 FPGA 기술 매핑을 위한 소모 전력을 고려한 재사용 모듈 생성 알고리즘을 제안한다. 제안한 알고리즘은 FPGA 기술 매핑을 위해 사용되는 재사용 모듈에 대해 소모 전력을 고려하여 RT 라이브러리를 생성하는 알고리즘이다. 소모 전력 계산을 위해 회로를 구현하고자 하는 FPGA를 선정한다. 선정된 FPGA를 구성하고 있는 LUT의 조건을 고려하여 전체 소모 전력이 최소가 되도록 기술 매핑을 수행한다. 이러한 정보를 이용하여 할당된 결과의 모듈들 중에서 주어진 소모 전력에 맞는 모듈을 선정하여 회로를 구현한다.

FPGA 기술 매핑을 위한 소모 전력을 고려한 재사용 모듈 생성 알고리즘에 관한 연구 (A Study of Reuse Module Generation Algorithm consider the Power Consumption for FPGA Technology Mapping)

  • 윤충모;김재진
    • 한국정보통신학회논문지
    • /
    • 제11권12호
    • /
    • pp.2306-2310
    • /
    • 2007
  • 본 논문은 FPGA 기술 매핑을 위한 소모 전력을 고려한 재사용 모듈 생성 알고리즘을 제안한다. 제안한 알고리즘은 FPGA 기술 매핑을 위해 사용되는 재사용 모듈에 대해 소모 전력을 고려하여 RT 라이브러리를 생성하는 알고리즘이다. 소모 전력 계산을 위해 회로를 구현하고자 하는 FPGA를 선정한다. 선정된 FPGA를 구성하고 있는 LUT의 조건을 고려하여 전체 소모 전력이 최소가 되도록 기술 매핑을 수행한다. 이러한 정보를 이용하여 할당된 결과의 모듈들 중에서 주어진 소모 전력에 맞는 모듈을 선정하여 회로를 구현한다.

A Dynamic Zigbee Protocol for Reducing Power Consumption

  • Kwon, Do-Keun;Chung, Ki Hyun;Choi, Kyunghee
    • Journal of Information Processing Systems
    • /
    • 제9권1호
    • /
    • pp.41-52
    • /
    • 2013
  • One of the obstacles preventing the Zigbee protocol from being widely used is the excessive power consumption of Zigbee devices in low bandwidth and low power requirement applications. This paper proposes a protocol that resolves the power efficiency problem. The proposed protocol reduces the power consumption of Zigbee devices in beacon-enabled networks without increasing the time taken by Zigbee peripherals to communicate with their coordinator. The proposed protocol utilizes a beacon control mechanism called a "sleep pattern," which is updated based on the previous event statistics. It determines exactly when Zigbee peripherals wake up or sleep. A simulation of the proposed protocol using realistic parameters and an experiment using commercial products yielded similar results, demonstrating that the protocol may be a solution to reduce the power consumption of Zigbee devices.

전철변전소 전력요금 계산 프로그램 및 피크전력 저감방안 (Electric railway power rates inspection program and method to decrease peak energy consumption)

  • 전용주;류영태;박기범;이태훈;이기천
    • 한국철도학회:학술대회논문집
    • /
    • 한국철도학회 2007년도 추계학술대회 논문집
    • /
    • pp.1511-1514
    • /
    • 2007
  • KORAIL is one of the biggest consumer in electric power market so it is necessary to investigate power consumption pattern and optimize power rates. This paper presents simulation program for electric power rates define program based on billing system database. Base on the substation annual power usage DB data, the characteristic of the substation power consumption are investigated and effective electrical billing system are compared each other. Through this program it is verified that we can save more then several hundred million won for a year. Also electric train air condition power consumption was measured to figure the method how to reduce peak energy consumption.

  • PDF

Wireless Power Transfer via Magnetic Resonance Coupling (MRC) with Reduced Standby Power Consumption

  • Lee, Byoung-Hee
    • Journal of Power Electronics
    • /
    • 제19권3호
    • /
    • pp.637-644
    • /
    • 2019
  • Wireless power transfer (WPT) technology with various transfer mechanisms such as inductive coupling, magnetic resonance and capacitive coupling is being widely researched. Until now, power transfer efficiency (PTE) and power transfer capability (PTC) have been the primary concerns for designing and developing WPT systems. Therefore, a lot of studies have been documented to improve PTE and PTC. However, power consumption in the standby mode, also defined as the no-load mode, has been rarely studied. Recently, since the number of WPT products has been gradually increasing, it is necessary to develop techniques for reducing the standby power consumption of WPT systems. This paper investigates the standby power consumption of commercial WPT products. Moreover, a standby power reduction technique for WPT systems via magnetic resonance coupling (MRC) with a parallel resonance type resonator is proposed. To achieve a further standby power reduction, the voltage control of an AC/DC travel adapter is also adopted. The operational principles and characteristics are described and verified with simulation and experimental results. The proposed method greatly reduces the standby power consumption of a WPT system via MRC from 2.03 W to 0.19 W.

전력선통신 시스템을 위한 딥 러닝 기반 전력량 예측 기법 (Power Consumption Prediction Scheme Based on Deep Learning for Powerline Communication Systems)

  • 이동구;김수현;정호철;선영규;심이삭;황유민;김진영
    • 전기전자학회논문지
    • /
    • 제22권3호
    • /
    • pp.822-828
    • /
    • 2018
  • 최근 전력 사용량의 증가로 인한 대규모 블랙아웃 등 에너지 문제가 대두되고 있으며, 이 문제들로 인해 전력 소비량 예측에 대한 정확도를 개선할 필요성이 부각되었다. 본 연구에서는 딥 러닝 기반의 전력 사용량 예측 실험을 통해서 실제 전력 소비량과 예측된 전력 소비량의 차이를 계산하고, 이를 통해서 전력 예비율을 기존 대비 하향 조정할 수 있는 가능성에 대해서 살펴본다. 예비 전력은 사용하지 않으면 손실되는 전력으로, 본 논문에서의 딥 러닝 기반 전력 소비량 예측을 통해서 여분의 전력을 과도하게 생산하지 않도록 오차범위 내에서 전력 예비율을 감소시킬 수 있는 기반을 마련할 수 있다. 본 논문에서 사용하는 딥 러닝 기법은 시계열 데이터를 처리하는 Long-Short-Term-Memory(LSTM) 구조의 학습 모델을 이용한다. 컴퓨터 시뮬레이션에서는 임의 생성한 전력 소비 데이터를 토대로 모델을 학습시키고, 학습된 모델을 토대로 전력 사용 예측값을 구하고 실제 전력 소비량 간에 오차를 계산한 결과 오차율 21.37%를 얻을 수 있었다. 이는 최근의 전력 예비율 45.9%를 고려할 때, 본 연구에서 제안한 전력 소비량 예측 알고리즘을 적용하는 경우 20% 포인트 정도의 예비율 감축이 가능하다.