• 제목/요약/키워드: charge compensation

검색결과 133건 처리시간 0.025초

Measurement of wall charge characteristics for three-electrode AC PDP

  • Yoon, Sang-Jin;Yang, Hee-Chan;Kang, Seong-Ho;Ryu, Jae-Hwa;Kang, Bong-Koo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2002년도 International Meeting on Information Display
    • /
    • pp.605-608
    • /
    • 2002
  • This paper proposes a real-time wall charge measurement circuit for three-electrode AC PDP. It includes a charge-compensation network, current-integrating capacitors, initializing switches, and an op-amp. With this equipment, we measure the wall charge variations for the effects of sustain voltage, sustain pulse width, sustain frequency, and neighboring cells.

  • PDF

Control of $NaAlSiO_4:Eu^{2+}$ photoluminescence properties by charge-compensated aliovalent element substitutions

  • Kim, Jihae;Kato, Hideki;Kakihana, Masato
    • Journal of Information Display
    • /
    • 제13권3호
    • /
    • pp.97-100
    • /
    • 2012
  • We have conducted two kinds of the so-called charge-compensated aliovalent element substitutions to control the photoluminescence properties of $NaAlSiO_4:Eu^{2+}$ with a special focus on the enhancement of the excitation intensity at 400 nm. The aliovalent element substitutions include cation-cation and cation-anion co-substitutions according to the general formulas $Na_{1-x}M_xAl_{1+x}Si_{1-x}O_4:Eu^{2+}$ and $Na_{1-x}M_xAlSiO_{4-x}N_x:Eu^{2+}$ (M = $Mg^{2+}$, $Ca^{2+}$, and $Sr^{2+}$), respectively. The increase in the relative excitation intensity at 400 nm has been achieved in both types of the co-substitutions. Thus, the present research has demonstrated the effectiveness of the charge-compensated element substitution.

Intelligent Coordination Method of Multiple Distributed Resources for Harmonic Current Compensation in a Microgrid

  • Kang, Hyun-Koo;Yoo, Choel-Hee;Chung, Il-Yop;Won, Dong-Jun;Moon, Seung-Il
    • Journal of Electrical Engineering and Technology
    • /
    • 제7권6호
    • /
    • pp.834-844
    • /
    • 2012
  • Nonlinear electronic loads draw harmonic currents from the power grids that can cause energy loss, miss-operation of power equipment, and other serious problems in the power grids. This paper proposes a harmonic compensation method using multiple distributed resources (DRs) such as small distributed generators (DGs) and battery energy storage systems (BESSs) that are integrated to the power grids through power inverters. For harmonic compensation, DRs should inject additional apparent power to the grids so that certain DRs, especially operated in proximity to their rated power, may possibly reach their maximum current limits. Therefore, intelligent coordination methods of multiple DRs are required for efficient harmonic current compensation considering the power margins of DRs, energy cost, and the battery state-of-charge. The proposed method is based on fuzzy multi-objective optimization so that DRs can cooperate with other DRs to eliminate harmonic currents with optimizing mutually conflicting multi-objectives.

Compensation of Power Fluctuations of PV Generation System by SMES Based on Interleaving Technique

  • Kim, Seung-Tak;Park, Jung-Wook
    • Journal of Electrical Engineering and Technology
    • /
    • 제10권5호
    • /
    • pp.1983-1988
    • /
    • 2015
  • This paper proposes the enhanced application of superconducting magnetic energy storage (SMES) for the effective compensation of power fluctuations based on the interleaving technique. With increases in demand for renewable energy based photovoltaic (PV) generation system, the output power fluctuations from PV generation system due to sudden changes in environmental conditions can cause serious problems such as grid voltage and frequency variations. To solve this problem, the SMES system is applied with its superior characteristics with respect to high power density, fast response for charge and discharge operations, system efficiency, etc. In particular, the compensation capability is effectively improved by the proposed interleaving technique based on its parallel structure. The dynamic performance of the system designed using the proposed method is evaluated with several case studies through time-domain simulations.

Analysis of Induced Voltage in Superconducting Magnet System for Background magnetic Field Generation in SSTF

  • Qiuliang wang;Yoon, Cheon-Seog;Sungkeun Baang;Kim, sangbo;Park, Hyunki;Kim, Keeman
    • 한국초전도저온공학회:학술대회논문집
    • /
    • 한국초전도저온공학회 2000년도 KIASC Conference 2000 / 2000년도 학술대회 논문집
    • /
    • pp.185-188
    • /
    • 2000
  • The voltage induced in the superconducting background magnet system is analyzed according to the calculation of self inductance and mutual inductance. The voltage induced by blip and compensation coils of the background magnet system is about 6.4V. In order to charge the main background magnet, the power supply must provide the minimum voltage of 1.1 kV. the compensation coils have an influence on the field distribution. The compensation coils result in the decreasing center field about 2.67%. It can remarkably decrease the ac losses and the voltage on the current leads of the background magnet.

  • PDF

A 32nm and 0.9V CMOS Phase-Locked Loop with Leakage Current and Power Supply Noise Compensation

  • Kim, Kyung-Ki;Kim, Yong-Bin
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제7권1호
    • /
    • pp.11-19
    • /
    • 2007
  • This paper presents two novel compensation circuits for leakage current and power supply noise (PSN) in phase locked loop (PLL) using a nanometer CMOS technology. The leakage compensation circuit reduces the leakage current of the charge pump circuit which becomes more serious problem due to the thin gate oxide and small threshold voltage in nanometer CMOS technology and the PSN compensation circuit decreases the effect of power supply variation on the output frequency of VCO. The PLL design is based on a 32nm predictive CMOS technology and uses a 0.9V power supply voltage. The simulation results show that the proposed PLL achieves a 88% jitter reduction at 440MHz output frequency compared to the PLL without leakage compensator and its output frequency drift is little to 20% power supply voltage variations. The PLL has an output frequency range of $40M{\sim}725MHz$ with a multiplication range of 11023, and the RMS and peak-to-peak jitter are 5ps and 42.7ps, respectively.

의료분쟁조정법상 의료사고보상사업의 헌법적 쟁점 (A Constitutional Review on Compensation for Medical Malpractice during Delivery)

  • 전광석
    • 의료법학
    • /
    • 제13권1호
    • /
    • pp.295-329
    • /
    • 2012
  • A medical malpractice case requires special legal protection, considering its characteristics, such as seriousness and long term effects of its damages, medical information asymmetry between practitioners and patients, and difficulties in realization of liability. Taking the points above into consideration, Medical Malpractice Arbitration Act of 2012(MAA) has legislative intent to protect the rights of the injured from medical malpractice, while protecting the stability of medical practice by providing arbitration as an alternative dispute resolution. However, constitutional review is required for one new scheme of compensation for medical injuries during delivery, which is implemented in MAA of 2012, especially with regard to freedom to exercise occupation, property, equality under the Constitution. Two important aspects are 1. according to the law, absolute liability applies to compensation for damages during delivery without negligence of practitioners; and 2. the practitioner bears some portion of the cost, 30% in the law above. This article aims to analyze this new institution in various aspects of the Constitution, and, as a result, it does not comply with constitutional criteria.

  • PDF

WCDMA 통신용 I-Q 채널 12비트 1GS/s CMOS DAC (I-Q Channel 12bit 1GS/s CMOS DAC for WCDMA)

  • 서성욱;신선화;주찬양;김수재;윤광섭
    • 대한전자공학회논문지SD
    • /
    • 제45권1호
    • /
    • pp.56-63
    • /
    • 2008
  • 본 논문에서는 WCDMA 통신용 송신기에 적용 가능한 12비트 1GS/s 전류구동 방식의 혼합형 DAC를 설계하였다. 제안된 DAC는 혼합형 구조로써 하위 4비트는 이진 가중치 구조, 중간비트와 상위비트는 4비트 온도계 디코더 구조로 12비트를 구성하였다. 제안된 DAC는 혼합형 구조에서 발생되는 지연시간에 따른 성능 저하를 개선하기 위해 지연시간보정 회로를 사용하였다. 지연시간보정 회로는 위상주파수 검출기, 전하펌프, 제어회로로 구성되어 이진 가중치 구조와 온도계 디코더 구조에서 발생하는 지연시간을 감소시킨다. 제안한 DAC는 CMOS $0.18{\mu}m$ 1-poly 6-metal n-well 공정을 사용하여 제작되었고 측정된 INL/DNL은 ${\pm}0.93LS/$ 0.62LSB 이하로 나타났다. 입력 주파수 1MHz에서 SFDR은 약 60dB로 측정되었고 SNDR은 51dB로 측정되었다. 단일 DAC의 전력소모는 46.2mW로 나타났다.

전하 펌프의 전류 부정합 감소를 위한 피드포워드 방식 (A Feed-forward Method for Reducing Current Mismatch in Charge Pumps)

  • 이재환;정항근
    • 전자공학회논문지SC
    • /
    • 제46권1호
    • /
    • pp.63-67
    • /
    • 2009
  • 전하 펌프의 전류 부정합은 위상 고정 루프의 주파수 성분에 기준 스퍼를 발생시킴으로써 특성을 떨어뜨리게 한다. 전류 부정합은 캐스코드 출력단과 같이 전하 펌프의 출력 저항을 높여줌으로써 감소시킬 수 있다. 그러나 공급 전압이 낮아짐에 따라 트랜지스터를 쌓기 힘들어지게 된다. 본 논문에서는 전류 부정합을 줄이기 위한 새로운 방법을 제안하였다. 제안한 방법은 출력 단의 채널 길이 변조에 의한 전류 변화를 피드포워드 방식으로 보상해 주는 것이다. 새로운 방법에 대한 시뮬레이션은 CMOS $0.18{\mu}m$ 공정을 이용하였다.

구동 TFT 편차 보상을 위한 전압 피드백 AMOLED 디스플레이 구동 회로 (Voltage Feedback AMOLED Display Driving Circuit for Driving TFT Deviation Compensation)

  • 손기성;조용수;손상희
    • 반도체디스플레이기술학회지
    • /
    • 제22권4호
    • /
    • pp.161-165
    • /
    • 2023
  • This paper designed a voltage feedback driving circuit to compensate for the characteristic deviation of the Active Matrix Organic Light Emitting Diode driving Thin Film Transistor. This paper describes a stable and fast circuit by applying charge sharing and polar stabilization methods. A 12-inch Organic Light Emitting Diode with a Double Wide Ultra eXtended Graphics Array resolution creates a screen distortion problem for line parasitism, and charge sharing and polar stabilization structures were applied to solve the problem. By applying Charge Sharing, all data lines are shorted at the same time and quickly positioned as the average voltage to advance the compensated change time of the gate voltage in the next operation period. A buffer circuit and a current pass circuit were added to lower the Amplifier resistance connected to the line as a polar stabilization method. The advantage of suppressing the Ringing of the driving Thin Film Transistor can be obtained by increasing the stability. As a result, a circuit was designed to supply a stable current to the Organic Light Emitting Diode even if the characteristic deviation of the driving Thin Film Transistor occurs.

  • PDF