• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권6호
• /
• pp.802-809
• /
• 2014

This paper presents a dual-mode bias modulator (BM) for complementary metal oxide semiconductor (CMOS) power amplifiers (PAs). The BM includes a hybrid buck converter and a normal buck converter for an envelope tracking (ET) mode for high output power and for an average power tracking (APT) mode for low output power, respectively. The dual-mode BM and CMOS PA are designed using a $0.18-{\mu}m$ CMOS process for the 1.75 GHz band. For the 16-QAM LTE signal with a peak-to-average power ratio of 7.3 dB and a bandwidth of 5 MHz, the PA with the ET mode exhibited a poweradded efficiency (PAE) of 39.2%, an EVM of 4.8%, a gain of 19.0 dB, and an adjacent channel leakage power ratio of -30 dBc at an average output power of 22 dBm, while the stand-alone PA has a PAE of 8% lower at the same condition. The PA with APT mode has a PAE of 21.3%, which is an improvement of 13.4% from that of the stand-alone PA at an output power of 13 dBm.

• Journal of Multimedia Information System
• /
• 제7권3호
• /
• pp.231-238
• /
• 2020

This work presents a fully analog baseline wander tracking and removal circuitry using high-pass filter (HPF) based R-peak detection and quadratic interpolation that does not require digital post processing, thus suitable for compact and low power long-term ECG monitoring devices. The proposed method can effectively track and remove baseline wander in ECG waveforms corrupted by various motion artifacts, whereas minimizing the loss of essential features including the QRS-Complex. The key component for tracking the baseline wander is down sampling the moving average of the corrupted ECG waveform followed by quadratic interpolation, where the R-peak samples that distort the baseline tracking are excluded from the moving average by using a HPF based approach. The proposed circuit is designed using CMOS 0.18-㎛ technology (1.8V supply) with power consumption of 19.1 ㎼ and estimated area of 15.5 ㎟ using a 4^th order HPF and quadratic interpolation. Results show SNR improvement of 10 dB after removing the baseline wander from the corrupted ECG waveform.

• Journal of electromagnetic engineering and science
• /
• 제14권1호
• /
• pp.1-8
• /
• 2014

A differential-cascode CMOS power amplifier (PA) with a supply modulator for envelope tracking (ET) has been implemented by 0.18 ${\mu}m$ RF CMOS technology. The loss at the output is minimized by implementing the output transformer on a FR-4 printed circuit board (PCB). The CMOS PA utilizes the $2^{nd}$ harmonic short at the input to enhance the linearity. The measurement was done by the 10MHz bandwidth 16QAM 6.88 dB peak-to-average power ratio long-term evolution (LTE) signal at 1.85 GHz. The ET operation of the CMOS PA with the supply modulator enhances the power-added efficiency (PAE) by 2.5, to 10% over the stand-alone CMOS PA for the LTE signal. The ET PA achieves a PAE of 36.5% and an $ACLR_{E-UTRA}$ of -32.7 dBc at an average output power of 27 dBm.

• 동력기계공학회지
• /
• 제6권4호
• /
• pp.43-48
• /
• 2002

This paper presents a seam tracking controller of high speed rotating arc sensor developed by microprocessor based system. The seam tracking algorithm is based on the average current value at each interval region of four phase points on one rotating cycle. To remove the noise effect for the measured current, the area during one rotating cycle is separated into four regions of front, rear, left and right. The average values at each region are calculated, using the regional current values and a low pass filter incorporating the moving average and exponential smoothing methods is adopted. The effectiveness is proven through the experimental results for several kinds of welding condition.

• 대한전자공학회논문지SD
• /
• 제46권9호
• /
• pp.39-48
• /
• 2009

사람의 얼굴 추적은 디지털 캠코더, 디지털 카메라, 휴대폰 등과 같은 휴대용 멀티미디어 장치에 대해 점차 중요한 이슈가 되어 왔다. 갈수록 확대되어 가는 얼굴 추적 응용 서비스 요구에 대해 소프트웨어 구현 대응은 성능 및 전력 소모 면에서 한계가 있다. 따라서 본 논문에서는 실시간으로 동작할 수 있는 하드웨어 기반의 저전력 얼굴 추적 시스템을 제안하고자 한다. 제안된 시스템은 FPGA 프로토타이핑과 삼성 65nm CMOS 공정으로 구현하여 검증하였고, 8.4 msec 미만의 추적 속도와 15만 게이트의 크기를 가지며 평균 20 mW의 동작 전력소모를 보여 실시간으로 동작하는 저전력 휴대용 멀티미디어 기기에 적합함을 입증하였다.

• Journal of electromagnetic engineering and science
• /
• 제15권2호
• /
• pp.63-75
• /
• 2015

The CMOS power amplifier (PA) is a promising solution for highly-integrated transmitters in a single chip. However, the implementation of PAs using the CMOS process is a major challenge because of the inferior characteristics of CMOS devices. This paper focuses on improvements to the efficiency and linearity of CMOS PAs for modern wireless communication systems incorporating high peak-to-average ratio signals. Additionally, an envelope tracking supply modulator is applied to the CMOS PA for further performance improvement. The first approach is enhancing the efficiency by waveform engineering. In the second approach, linearization using adaptive bias circuit and harmonic control for wideband signals is performed. In the third approach, a CMOS PA with dynamic auxiliary circuits is employed in an optimized envelope tracking (ET) operation. Using the proposed techniques, a fully integrated CMOS ET PA achieves competitive performance, suitable for employment in a real system.

• Journal of Power Electronics
• /
• 제17권5호
• /
• pp.1338-1348
• /
• 2017

In this study, a modified ripple correlation control (RCC) maximum-power point-tracking (MPPT) algorithm is proposed for a single-stage single-phase voltage source inverter (VSI) on a grid-connected photovoltaic system (GCPVS). Unlike classic RCC methods, the proposed algorithm does not require high-pass and low-pass filters or the increment of the AC component filter function in the voltage control loop. A simple arithmetic mean function is used to calculate the average value of the photovoltaic (PV) voltage, PV power, and PV voltage ripples for the MPPT of the RCC method. Furthermore, a high-accuracy and high-precision MPPT is achieved. The performance of the proposed algorithm for the single-stage single-phase VSI GCPVS is investigated through simulation and experimental results.

• 한국산학기술학회논문지
• /
• 제11권8호
• /
• pp.2951-2957
• /
• 2010

태양광 산업에 있어서 PV추적 발전장치의 개발은 고정식 발전장치에 비하여 효율적이다. 추적식 발전장치는 단위면적당 태양의 일사량을 유지하고, 태양 전지의 효율을 최대화 한다. 따라서 정확하면서 저렴한 태양 위치 추적장치의 경제성을 개선하는 것과 투자 가격을 내리는 것이 중요하다. 본 연구는 태양위치를 감지하는데 센서를 사용하지 않고 천문학과 수학을 이용하여 1분($0.016^{\circ}$)이내의 태양의 위치 알고리즘에 관한 것이다. 이 논문에 제안된 알고리즘은 장치의 비용을 내리고 발전효율도 높여준다. 지금까지 알고리즘을 적용한 결과를 고려하면, 최대오차는 30초 ($0.008^{\circ}$)를 보인다. 그리고 이 알고리즘으로 적용한 태양광 발전시스템은 고정식 대비 평균 23W(약18%)의 이득을 보였다.

• 한국전자파학회논문지
• /
• 제19권8호
• /
• pp.807-813
• /
• 2008

본 논문에서는 선형성 증가를 위해 도허티 증폭기의 게이트 바이어스를 조정하는 방식을 제시하였다. 도허티 증폭기의 선형성 향상은 출력 결합 지점에서의 고조파 상쇄를 통해 이루어진다. 하지만 고조파의 상쇄는 그 크기와 위상이 출력 지점에서 같은 크기와 서로 다른 위상을 가지고 있어야 이루어질 수 있는데, 넓은 출력 전력 범위에서 위와 같은 조건을 만족시키는 것은 쉽지 않다. 선형성 증가를 위해 도허티 증폭기의 캐리어 증폭기와 피킹 증폭기의 선형성 특성을 입력 전력과 각 증폭기의 게이트 바이어스를 조정함으로써 살펴보았다. 살펴본 특성을 기본으로 하여 고조파 상쇄 전력 범위를 증가시키기 위해, 각 전력 레벨에 맞는 게이트 바이어스를 증폭기에 인가하였다. 게이트 바이어스 제어를 통한 선형성 향상을 알아보기 위해, 2.345 GHz에서 Eudyna사의 10-W PEP GaN HEMT EGN010MK 소자를 이용하여 도허티 전력 증폭기를 설계하였고, $P_{1dB}$로부터 10 dB back-off 지점인 33 dBm에서 고효율과 고선형성을 위해 최적화 되었다. WCDMA 1-FA 신호에 대해 제안된 게이트 바이어스 컨트롤 된 도허티 증폭기는 2.8 dB의 선형성 개선을 확인할 수 있었으며, 26 %의 PAE를 확인할 수 있었다. 또한, 802.16-2004 신호에 대해 RCE가 2 dB 증가됨을 확인할 수 있었다.

• Journal of Electrical Engineering and Technology
• /
• 제10권1호
• /
• pp.355-363
• /
• 2015

HVDC technology has become popular as an economic mode of bulk power transmission over very long distances. Polymeric insulators in HVDC power transmission lines are affected by surface tracking and erosion problems due to contamination deposit, which pose a greater challenge in maintaining the reliability of the HVDC system. In addition, polymeric insulators are also naturally affected by aging due to various environmental stresses, which in turn accelerates the surface tracking and erosion problems. Research works towards the improvement of tracking and erosion resistance of polymeric insulators by adding nano-sized fillers in the base material are being carried out worldwide. However, surface tracking and erosion performance of nano-filled aged polymeric insulators for HVDC applications are not well reported. Hence, in the present work, tracking and erosion resistance of the nano $Al(OH)_3$ filled silicone rubber insulation material has been evaluated under DC voltages at different filler concentrations and aged conditions, as per IEC 60587 test procedures. Leakage current and contact angle measurements were carried out to understand the surface hydrophobicity. Moving average technique was used to analyze the trend followed by leakage current. Water aged specimen shows less tracking resistance when compared with thermal aged specimen. It is observed that nano-filler concentration of 5% is even sufficient to get better tracking/erosion resistance under DC voltages.