• Title/Summary/Keyword: area of letter

Search Result 96, Processing Time 0.024 seconds

Growth of Soil Microorganisms for the Leachates from Leaf Litter (낙엽 세탈액에 따른 토양 미생물의 생장)

  • Kim, Joung-Hee;Lee, Ho-Won
    • The Korean Journal of Ecology
    • /
    • v.12 no.2
    • /
    • pp.67-73
    • /
    • 1989
  • The action and growth of soil microorganisms were studied in accordance with the leachates from leaf litter over the time lapse, and soil properties and species compositions in studied area were investigated. The investigations of soil microorganisms were made through dividing into two groupsbacterial and fungal groups. The abundance of soil microorganisms showed high correlation with organic matter(0.98) and total nitrogen(0.97) of soil. The amount of soil microorganisms was found the highest in litter layer and the next were humus and A layer in order. The bacterial growth rate in leachates from leaf letter was increased continuously by two weeks. The fungal growth rate was increased only for one week and after then it was decreased abruptly.

  • PDF

Effect of Center Frequency Deviation in Miniaturized CMOS Bandpass Filter

  • Kang, In-Ho;Li, Shang-Ming;Guan, Xin
    • Journal of Navigation and Port Research
    • /
    • v.35 no.4
    • /
    • pp.299-302
    • /
    • 2011
  • In this letter, the effect of quality factor on center frequency deviation in miniaturized coupled line bandpass filter (BPF) with diagonally end-shorted at their opposite sides and lumped capacitors is theoretically analyzed. The miniaturized BPF of a two-stage structure with two types of quality factors in standard CMOS process was designed and manufactured at 5.5 GHz. The die area of BPF was $1.44{\times}0.41\;mm^2$. The measured center frequency of BPF with a quality factor of 4.9 was deviated from 5.5 GHz to 4.7 GHz. The one with 14.8 was shifted to 5GHz. The theoretical and measured results validate that quality factor influences the center frequency shift of BPF.

Novel Phase Noise Reduction Method for CPW-Based Microwave Oscillator Circuit Utilizing a Compact Planar Helical Resonator

  • Hwang, Cheol-Gyu;Myung, Noh-Hoon
    • ETRI Journal
    • /
    • v.28 no.4
    • /
    • pp.529-532
    • /
    • 2006
  • This letter describes a compact printed helical resonator and its application to a microwave oscillator circuit implemented in coplanar waveguide (CPW) technology. The high quality (Q)-factor and spurious-free characteristic of the resonator contribute to the phase noise reduction and the harmonic suppression of the resulting oscillator circuit, respectively. The designed resonator showed a loaded Q-factor of 180 in a chip area of only 40% of the corresponding miniaturized hairpin resonator without any spurious resonances. The fully planar oscillator incorporated with this resonator showed an additional phase noise reduction of 10.5 dB at a 1 MHz offset and a second harmonic suppression enhancement of 6 dB when compared to those of a conventional CPW oscillator without the planar helical resonator structure.

  • PDF

Multiple Region-of-Interest Support in Scalable Video Coding

  • Bae, Tae-Meon;Thang, Truong Cong;Kim, Duck-Yeon;Ro, Yong-Man;Kang, Jung-Won;Kim, Jae-Gon
    • ETRI Journal
    • /
    • v.28 no.2
    • /
    • pp.239-242
    • /
    • 2006
  • In this letter, we propose a new functionality to scalable video coding (SVC), that is, the support of multiple region of interests (ROIs) for heterogeneous display resolution. The main objective of SVC is to provide temporal, spatial, and quality scalability of an encoded bitstream. The ROI is an area that is semantically important to a particular user, especially users with heterogeneous display resolutions. Less transmission bandwidth is needed compared to when the entire region is transmitted/decoded and then sub-sampled or cropped. To support multiple ROIs in SVC, we adopt flexible macroblock ordering (FMO), a tool defined in H.264, and based on it, we propose a way to encode and, independently, decode ROIs. The proposed method is implemented on the joint scalable video model (JSVM) and its functionality verified.

  • PDF

Hardware Implementation on the Weight Calculation of Iterative Algorithm for CT Image Reconstruction

  • Cao, Xixin;Ma, Kaisheng;Lian, Renchun;Zhang, Qihui
    • ETRI Journal
    • /
    • v.35 no.5
    • /
    • pp.931-934
    • /
    • 2013
  • The weight calculation in an iterative algorithm is the most computationally costly task in computed tomography image reconstruction. In this letter, a fast algorithm to speed up the weight calculation is proposed. The classic square pixel rotation approximate calculation method for computing the weights in the iterative algorithm is first analyzed and then improved by replacing the square pixel model with a circular pixel model and the square rotation approximation with a segmentation method of a circular area. Software simulation and hardware implementation results show that our proposed scheme can not only improve the definition of the reconstructed image but also accelerate the reconstruction.

Design and Implementation of Unified Hardware for 128-Bit Block Ciphers ARIA and AES

  • Koo, Bon-Seok;Ryu, Gwon-Ho;Chang, Tae-Joo;Lee, Sang-Jin
    • ETRI Journal
    • /
    • v.29 no.6
    • /
    • pp.820-822
    • /
    • 2007
  • ARIA and the Advanced Encryption Standard (AES) are next generation standard block cipher algorithms of Korea and the US, respectively. This letter presents an area-efficient unified hardware architecture of ARIA and AES. Both algorithms have 128-bit substitution permutation network (SPN) structures, and their substitution and permutation layers could be efficiently merged. Therefore, we propose a 128-bit processor architecture with resource sharing, which is capable of processing ARIA and AES. This is the first architecture which supports both algorithms. Furthermore, it requires only 19,056 logic gates and encrypts data at 720 Mbps and 1,047 Mbps for ARIA and AES, respectively.

  • PDF

High School Students's Misconceptions on Genetics and Evolution (고등학생(高等學生)들의 유전(遺傳)과 진화(進化)에 대(對)한 오개념(誤槪念))

  • Chung, Wan-Ho;Cha, Hee-Young
    • Journal of The Korean Association For Science Education
    • /
    • v.14 no.2
    • /
    • pp.170-183
    • /
    • 1994
  • In this study, in order to find our high school students' misconceptions on genetics and evolution, a free-answer form of questionnaire, specially designed through analysis of high school biology curriculum, was developed and sent to one hundred and eight high school students in Seoul area. Their responses were collected and qualitatively analyzed. Main results of the study can be summarized as follows: 1. Some students misunderstood that aquired chracters are inherited. 2. Several students weren't instructed clearly about gene. For example, they responsed that genes are not material, composed of proteins, exist only in reproductive cells and are not in plant cells at all. 3. Some students confused chromosome with chlorophyll, dorminant (in dorminant character) with excellent. They are caused by similar spells in Korean letter 4. Half students misconceptualized that organisms evolve just when their environment changes for the worse. 5. Many students believed orthogenesis.

  • PDF

An Ameliorated Design Method of ML-AHB BusMatrix

  • Hwang, Soo-Yun;Jhang, Kyoung-Sun;Park, Hyeong-Jun;Bae, Young-Hwan;Cho, Han-Jin
    • ETRI Journal
    • /
    • v.28 no.3
    • /
    • pp.397-400
    • /
    • 2006
  • The multi-layer advanced high-performance bus (ML-AHB) BusMatrix proposed by ARM is an excellent architecture for applying embedded systems with low power. However, there is one clock cycle delay for each master in the ML-AHB BusMatrix of the advanced microcontroller bus architecture (AMBA) design kit (ADK) whenever a master starts new transactions or changes the slave layers. In this letter, we propose an improved design method to remove the one clock cycle delay in the ML-AHB BusMatrix of an ADK. We also remarkably reduce the total area and power consumption of the ML-AHB BusMatrix of an ADK with the elimination of the heavy input stages.

  • PDF

High Repair Efficiency BIRA Algorithm with a Line Fault Scheme

  • Han, Tae-Woo;Jeong, Woo-Sik;Park, Young-Kyu;Kang, Sung-Ho
    • ETRI Journal
    • /
    • v.32 no.4
    • /
    • pp.642-644
    • /
    • 2010
  • With the rapid increase occurring in both the capacity and density of memory products, test and repair issues have become highly challenging. Memory repair is an effective and essential methodology for improving memory yield. An SoC utilizes built-in redundancy analysis (BIRA) with built-in self-test for improving memory yield and reliability. This letter proposes a new heuristic algorithm and new hardware architecture for the BIRA scheme. Experimental results indicate that the proposed algorithm shows near-optimal repair efficiency in combination with low area and time overheads.

Pressure Control Organic Vapor Deposition Methods for Fabricating Organic Thin-Film Transistors

  • Ahn, SeongDeok;Kang, Seong Youl;Oh, Ji Young;Suh, Kyung Soo;Cho, Kyoung Ik;Koo, Jae Bon
    • ETRI Journal
    • /
    • v.34 no.6
    • /
    • pp.970-973
    • /
    • 2012
  • In this letter, we report on the development progress of a pressure control organic vapor deposition (PCOVD) technology used to design and build a large area deposition system. We also investigate the growth characteristics of a pentacene thin film by PCOVD. Using the PCOVD method, the mobility and on/off current ratio of an organic thin-film transistor (OTFT) on a plastic substrate are $0.1cm^2/Vs$ and $10^6$, respectively. The developed OTFT can be applied to a flexible display on a plastic substrate.