• Journal of Power Electronics
• /
• 제14권4호
• /
• pp.661-670
• /
• 2014

A new DC/DC converter with zero voltage switching is proposed for applications with high input voltage and high load current. The proposed converter has two circuit modules that share load current and power rating. Interleaved pulse-width modulation (PWM) is adopted to generate switch control signals. Thus, ripple currents are reduced at the input and output sides. For high-voltage applications, each circuit module includes two half-bridge legs that are connected in series to reduce switch voltage rating to $V_{in}/2$. These legs are controlled with the use of asymmetric PWM. To reduce the current rating of rectifier diodes and share load current for high-load-current applications, two center-tapped rectifiers are adopted in each circuit module. The primary windings of two transformers are connected in series at the high voltage side to balance output inductor currents. Two series capacitors are adopted at the AC terminals of the two half-bridge legs to balance the two input capacitor voltages. The resonant behavior of the inductance and capacitance at the transition interval enable MOSFETs to be switched on under zero voltage switching. The circuit configuration, system characteristics, and design are discussed in detail. Experiments based on a laboratory prototype are conducted to verify the effectiveness of the proposed converter.

• 한국산업융합학회 논문집
• /
• 제22권3호
• /
• pp.365-371
• /
• 2019

Recently, the demonstration and research on the power transmission using high voltage DC such as HVDC(High Voltage DC), Smart Grid, DC transmission and distribution have been actively conducted. In order to control the power converter in high-voltage DC power transmission system, SMPS(Switching Modulation Power Supply) for power converter control using high-voltage DC input is essential. However, the demand for high-pressure SMPS is still low, so the development is not enough. In the low-output SMPS using the high-voltage input, it is difficult to achieve high efficiency due to the switching transient loss especially at light load. In this paper, we propose a new switching scheme for high power SMPS control for low output power. The proposed method can provide better efficiency increase effect in the light load region compared to the existing PWM method. To verify the feasibility of the proposed method, a 40 W SMPS for HVDC MMC(Modulation Multi-level Converter) was designed and verified by simulation.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1996년도 하계학술대회 논문집 A
• /
• pp.385-387
• /
• 1996

A novel two stage soft-switching ac-to-dc convener with power factor correction is proposed. The proposed convener provides zero-voltage-switching (ZVS) condition to main switch of boost pre-regulator without auxiliary switch. Comparing to the conventional two stage approach(ZVS-PWM boost rectifier followed by off-line ZVS dc-dc step down converter), the proposed approach is simple and reducing EMI noise problem. A new simple DC-linked energy feedback circuit provides zero-voltage-switching condition to boost pre-regulator without imposing additional voltage and current stresses and loss of PWM capability. Operational principle, analysis, control of the proposed converter together with the simulation results of 1KW prototype are presented.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2003년도 춘계전력전자학술대회 논문집(1)
• /
• pp.332-336
• /
• 2003

In this paper, we report the experimental results of the novel Soft-Switching DC-DC converter and synchronous rectifier The experimental converter, that has a output voltage 3.3V, output current 20A, maximum power of 66W, switching frequency of 100kHz and input voltage range of 44-52V, has been successfully implemented. As a result, in the entire voltage range the measured full load efficiency was above 90$\%$, and the output voltage was regulated at 3.3V within ${\pm}3{\%}$ tolerance.

• 전기학회논문지
• /
• 제56권7호
• /
• pp.1250-1254
• /
• 2007

The multi-resonant(MR) converter has a characteristics that the parasitic components existing in the converter are absorbed into the resonant circuits. The designed MR converter could be got a high efficiency and a high power density because the switching power losses are reduced effectively due to resonant switching circuit. However, the high resonant voltage stress of switching power devices leads to the conduction loss. In this paper, it is proposed the novel alternated(AT) flyback multi-resonant converter to overcome such a drawback. The suggested converter dc input is divided by two series input filter capacitors. The resonant stress voltage is reduced to 2-3 times the input voltage without any complexity and it provides the various circuit schemes in lots of applications. The proposed flyback MR converter is verified through simulation and experiment.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2008년도 하계학술대회 논문집
• /
• pp.544-546
• /
• 2008

An improved dual-path energy recovery circuit (ERC) using a current source and a voltage source for plasma display panel (PDP) is proposed. The proposed ERC uses the voltage source to charge a panel and the current source to discharge the panel. Thus, the proposed circuit can make the panel charge to $V_S$ and discharge to 0V, fully and it is possible to achieve zero voltage switching (ZVS) of all switches in H-bridge inverter and zero current switching (ZCS) of all switches in the ERC. Moreover, it has less conduction and switching loss in ERC devices by the dual energy recovery paths for charging and discharging the panel. Furthermore, it has features of canceling the gas discharge current, high performance and the low cost ERC components. The operation principle and features of the proposed ERC are presented in detail and verified with 42-inch SD PDP.

• Journal of Power Electronics
• /
• 제14권6호
• /
• pp.1224-1232
• /
• 2014

A full-bridge secondary dual-resonant DC-DC converter using the asymmetrical pulse-width modulated (APWM) strategy is proposed in this paper. The proposed converter achieves zero-voltage switching for the power switches and zero-current switching for the rectifier diodes in the whole load range without the help of any auxiliary circuit. Given the use of the APWM strategy, a circulating current that exists in a traditional phase-shift full-bridge converter is eliminated. The voltage stress of secondary rectifier diodes in the proposed converter is also clamped to the output voltage. Thus, the existing voltage oscillation of diodes in traditional PSFB converters is eliminated. This paper presents the circuit configuration of the proposed converter and analyzes its operating principle. Experimental results of a 1 kW 385 V/48 V prototype are presented to verify the analysis results of the proposed converter.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 하계학술대회 논문집 F
• /
• pp.2708-2711
• /
• 1999

The dead time which is inserted in switching signals of PWM voltage source inverters distorts its output. As a result, the deviations of real fundamental voltage and phase compared with the reference are occurred. And also the harmonics on its output are increased. In this paper, numerical analysis of the error voltage on the output of inverter according to the switching dead time is presented. And the calculation results of fundamental voltage gain and phase deviations are presented

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 학술대회 논문집 전문대학교육위원
• /
• pp.79-82
• /
• 2003

The switching-mode power converter has been widely used because of its features of high efficiency and small weight and size. In the switching-mode power converter, the output voltage is generally controlled by varying the duty ratio of main switch. When a converter operates in steady state, duty ratio of the converter is kept constant. So the power of switching noise is concentrated in specific frequencies. The more white noise is injected, the more conducted EMI is reduced. But output-voltage is not sufficiently regulated. This is the reason why carrier frequency selection topology is proposed. In the case of carrier frequency selection, output-voltage of steady state and transient state is fully regulated. Spectrum analysis is performed on the Phase current and the CM noise voltage. The former is measured with Current Probe and the latter is achieved with LISN, which are connected to the spectrum analyzer respectively.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제8권1호
• /
• pp.85-91
• /
• 2008

A Boost Power Factor Correction (PFC) Converter employing Zero Voltage Switching (ZVS) based Compound Active Clamping (CAC) technique is presented in this paper. An Electro Magnetic Interference (EMI) Filer is connected at the line side of the proposed converter to suppress Electro Magnetic Interference. The proposed converter can effectively reduce the losses caused by diode reverse recovery. Both the main switch and the auxiliary switch can achieve soft switching i.e. ZVS under certain condition. The parasitic oscillation caused by the parasitic capacitance of the boost diode is eliminated. The voltage on the main switch, the auxiliary switch and the boost diode are clamped. The principle of operation, design and simulation results are presented here. A prototype of the proposed converter is built and tested for low input voltage i.e. 15V AC supply and the experimental results are obtained. The power factor at the line side of the converter and the converter efficiency are improved using the proposed technique.