• Title/Summary/Keyword: VPX 보드

Search Result 2, Processing Time 0.039 seconds

A feasibility study of virtualization for Submarine Combat System

  • Lee, Dong-Won;Bae, Byung-Ku;Cho, Kyu-Sung
    • Journal of the Korea Society of Computer and Information
    • /
    • v.27 no.9
    • /
    • pp.121-129
    • /
    • 2022
  • In this paper, the virtual environment using rack server type HPC and 3U VPX server type HPC was applied and tested to the basic functions of the Jangbogo-III class submarine combat system developed for the first time in Korea. Based on this test results, the possibility of applying virtualization to the domestic submarine combat system to be developed in the future is confirmed. Existing studies have been limited to deriving applicable virtualization solutions through simple performance analysis of virtualization solutions or applying virtualization to some functions of the surface ship combat system, but in this paper, the application of virtualization is expanded to the submarine combat system through testing.

Design and Implementation of FPGA Based Real-Time Adaptive Beamformer for AESA Radar Applications (능동위상배열 레이더 적용을 위한 FPGA 기반 실시간 적응 빔 형성기 설계 및 구현)

  • Kim, Dong-Hwan;Kim, Eun-Hee;Park, Jong-Heon;Kim, Seon-Joo
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.26 no.4
    • /
    • pp.424-434
    • /
    • 2015
  • Adaptive beamforming algorithms have been widely used to remove interference and jamming in the phased array radar system. Advances in the field programmable gate array(FPGA) technology now make possible the real time processing of adaptive beamforming (ABF) algorithm. In this paper, the FPGA based real-time implementation method of adaptive beamforming system(beamformer) in the pre-processor module for active electronically scanned array(AESA) radar is proposed. A compact FPGA-based adaptive beamformer is developed using commercial off the shelf(COTS) FPGA board with communication via OpenVPX(Virtual Path Cross-connect) backplane. This beamformer comprises a number of high speed complex processing including QR decomposition & back substitution for matrix inversion and complex vector/matrix calculations. The implemented result shows that the adaptive beamforming patterns through FPGA correspond with results of simulation through Matlab. And also confirms the possibility of application in AESA radar due to the real time processing of ABF algorithm through FPGA.