• Journal of the Microelectronics and Packaging Society
• /
• v.25 no.1
• /
• pp.1-10
• /
• 2018

Recently, there has been rapid development in the field of flexible electronic devices, such as organic light emitting diodes (OLEDs), organic solar cells and flexible sensors. Encapsulation process is added to protect the flexible electronic devices from exposure to oxygen and moisture in the air. Using numerical simulation, we investigated the effects of the encapsulation layer on mechanical stability of the silicon chip, especially the fracture performance of center crack in multi-layer package for various loading condition. The multi-layer package is categorized in two type - a wide chip model in which the chip has a large width and encapsulation layer covers only the chip, and a narrow chip model in which the chip covers both the substrate and the chip with smaller width than the substrate. In the wide chip model where the external load acts directly on the chip, the encapsulation layer with high stiffness enhanced the crack resistance of the film chip as the thickness of the encapsulation layer increased regardless of loading conditions. In contrast, the encapsulation layer with high stiffness reduced the crack resistance of the film chip in the narrow chip model for the case of external tensile strain loading. This is because the external load is transferred to the chip through the encapsulation layer and the small load acts on the chip for the weak encapsulation layer in the narrow chip model. When the bending moment acts on the narrow model, thin encapsulation layer and thick encapsulation layer show the opposite results since the neutral axis is moving toward the chip with a crack and load acting on chip decreases consequently as the thickness of encapsulation layer increases. The present study is expected to provide practical design guidance to enhance the durability and fracture performance of the silicon chip in the multilayer package with encapsulation layer.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2015.08a
• /
• pp.188.1-188.1
• /
• 2015

For present investigation Fe/MgO/Fe/Co multilayer stack is grown on Si substrate using e-beam evaporation in ultrahigh vacuum. This stack is irradiated perpendicularly by 120 MeV $Ag^{8+}$ at different fluences ranging from $1{\times}10^{11}$ to $1{\times}10^{13}ions/cm^2$ in high vacuum using 15UD Pelletron Accelerator at Inter University Accelerator Centre, New Delhi. Magnetic measurements carried out on pre and post irradiated stacks show significant changes in the shape of perpendicular hysteresis which is relevant with previous observation of re-orientation of magnetic moment along the direction of ion trajectory. However increase in plane squareness may be due to the modification of interface structure of stacks. X-ray reflectivity measurements show onset of interface roughness and interface mixing. X-ray diffraction measurements carried out using synchrotron radiation shows amorphous nature of MgO and Co layer in the stack. Peak corresponding body centered Fe [JCPDS-06-0696] is observed in X-ray diffraction pattern of pre and post irradiated stacks. Peak broadening shows granular nature of Fe layer. Estimated crystallite size is $22{\pm}1nm$ for pre-irradiated stack. Crystallite size first increases with irradiation then decreases. Structural quality of these stacks was further studied using transmission electron microscopic measurements. Thickness from these measurements are 54, 36, 23, 58 and 3 nm respectively for MgO, Fe, MgO, Fe+Co and Au layers in the stack. These measurements envisage poor crystallinity of different layers. Interfaces are not clear which indicate mixing at interface. With increase fluence mixing and diffusion was increased in the stack. X-ray absorption spectroscopic measurements carried out on these stacks show changes of Fe valence state after irradiation along with change of O(2p)-metal (3d) hybridized state. Valence state change predicts oxide formation at interface which causes enhanced in-plane magnetization.

• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.35D no.6
• /
• pp.21-27
• /
• 1998

Electrical and optical characteristics of ZnS:Mn/ZnS:Tb multilayer TFEL devices were investigated for multi-color electroluminescent display applications. Emission spectra of M $n^{2+}$ and T $b^{3+}$ ions were observed from ZnS:Mn/ZnS:Tb multi-layer TFEL devices, and were very broad from 540 nm to 640 nm. Saturation luminance measured at 155 V was 1025 Cd/$m^2$. C-V, $Q_{t}$ - $V_{p}$ curves showed that the phosphor capacitance ( $C_{p}$ ) and the insulator capacitance ( $C_{i}$ ) were 13.5nF/$\textrm{cm}^2$ and 60 nF/$\textrm{cm}^2$, respectively. Threshold voltage( $V_{thl}$) was shown to decrease from 126 V to 93 V due to the increase of the applied voltage from 155 V to 185 V, which was attributed to the increase of the polarization charge. The equation for the calculation of the threshold voltage as a function of the applied voltage was proposed for the first time. The calculated threshold voltage agreed well with the data obtained from the measurement.t.t.t.

• Journal of the Microelectronics and Packaging Society
• /
• v.28 no.1
• /
• pp.39-46
• /
• 2021

The quantitative measurement of interfacial adhesion energy (Gc) of multilayer thin films for Cu interconnects was investigated using a double cantilever beam (DCB) and 4-point bending (4-PB) test. In the case of a sample with Ta diffusion barrier applied, all Gc values measured by the DCB and 4-PB tests were higher than 5 J/㎡, which is the minimum criterion for Cu/low-k integration without delamination. However, in the case of the Ta/Cu sample, measured Gc value of the DCB test was lower than 5 J/㎡. All Gc values measured by the 4-PB test were higher than those of the DCB test. Measured Gc values increase with increasing phase angle, that is, 4-PB test higher than DCB test due to increasing plastic energy dissipation and roughness-related shielding effects, which matches well interfacial fracture mechanics theory. As a result of the 4-PB test, Ta/Cu and Cu/Ta interfaces measured Gc values were higher than 5 J/㎡, suggesting that Ta is considered to be applicable as a diffusion barrier and a capping layer for Cu interconnects. The 4-PB test method is recommended for quantitative adhesion energy measurement of the Cu interconnect interface because the thermal stress due to the difference in coefficient of thermal expansion and the delamination due to chemical mechanical polishing have a large effect of the mixing mode including shear stress.