• 제목/요약/키워드: R$^{i}$ CR filter

검색결과 2건 처리시간 0.017초

Synthesis of a Complex $R^1CR$ filter with finite transmission zeros

  • Kikuchi, Hidehiro;Ishibashi, Yukio
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2002년도 ITC-CSCC -3
    • /
    • pp.1863-1866
    • /
    • 2002
  • This paper describes synthesis of a complex R$^{i}$ CR filter with a finite transmission zero except zero frequency. First, a new kernel function is proposed. Secondly, how to determine the element values included in the R$^{i}$ CR filter is described. A fifth-order R$^{i}$ CR filter is designed. Finally, the sensitivity property of the proposed filter is evaluated through computer simulation.

  • PDF

Design and FPGA Implementation of FBMC Transmitter by using Clock Gating Technique based QAM, Inverse FFT and Filter Bank for Low Power and High Speed Applications

  • Sivakumar, M.;Omkumar, S.
    • Journal of Electrical Engineering and Technology
    • /
    • 제13권6호
    • /
    • pp.2479-2484
    • /
    • 2018
  • The filter bank multicarrier modulation (FBMC) technique is one of multicarrier modulation technique (MCM), which is mainly used to improve channel capacity of cognitive radio (CR) network and frequency spectrum access technique. The existing FBMC System contains serial to parallel converter, normal QAM modulation, Radix2 inverse FFT, parallel to serial converter and poly phase filter. It needs high area, delay and power consumption. To further reduce the area, delay and power of FBMC structure, a new clock gating technique is applied in the QAM modulation, radix2 multipath delay commutator (R2MDC) based inverse FFT and unified addition and subtraction (UAS) based FIR filter with parallel asynchronous self time adder (PASTA). The clock gating technique is mainly used to reduce the unwanted clock switching activity. The clock gating is nothing but clock signal of flip-flops is controlled by gate (i.e.) AND gate. Hence speed is high and power consumption is low. The comparison between existing QAM and proposed QAM with clock gating technique is carried out to analyze the results. Conversely, the proposed inverse R2MDC FFT with clock gating technique is compared with the existing radix2 inverse FFT. Also the comparison between existing poly phase filter and proposed UAS based FIR filter with PASTA adder is carried out to analyze the performance, area and power consumption individually. The proposed FBMC with clock gating technique offers low power and high speed than the existing FBMC structures.