• Proceedings of the IEEK Conference
• /
• 2003.07c
• /
• pp.2589-2592
• /
• 2003

In this paper, a robust mixed H$_2$/H$\_$$\infty$/ output feedback control method is applied to the design of loop filter for PLL carrier phase tracking. The proposed method successfully copes with large S-curve slope uncertainty and a significant decision delay in the closed-loop that may exist In modern receivers due to a convolutional decoder or an equalizer. The objective is to design an output feedback controller which minimizes the H$_2$performance while satisfying the H$\_$$\infty$/ performance to guarantee the gain margin and phase margin for linear time invariant(LTI) polytopic uncertain systems. LMIs based approach is given to solve this problem. We can verify the H$\_$$\infty$/ performance satisfaction and minimize the phase detector error through the simulation result.

• Journal of Institute of Control, Robotics and Systems
• /
• v.11 no.11
• /
• pp.895-900
• /
• 2005

We derive a linear matrix inequality(LMI) condition guaranteeing that any invariant zeros of a triple (A, B, C) lie in the open left half plane of the complex plane, i.e. $C(sI-A)^{-1}B$ is minimum phase. The LMI condition is equivalent to a certain constrained Lyapunov matrix equation which can be found in many results relating to stability analysis or control design. We show that the LMI condition can be used to simplify various control engineering problems such as a dynamic output feedback control problem, a variable structure static output feedback control problem, and a nonlinear system observer design problem. Finally, we give some numerical examples.

• Journal of Power Electronics
• /
• v.16 no.2
• /
• pp.621-630
• /
• 2016

In this paper, a single current sensor technique (SCST) is proposed for single-phase full-bridge inverters. The proposed SCST measures the currents of multiple branches at the same time, and reconstructs the average inductor, capacitor, and load current in a single switching cycle. Since all of the branches' current in the LC filter and the load are obtained using the SCST, both the inductor and the capacitor current feedback schemes can be selectively applied while taking advantages of each other. This paper also analyzes both of the current feedback schemes from the view point of the closed-loop output impedance. The proposed SCST and the analysis in this paper are verified through experiments on a 3kVA single-phase uninterruptible power supply (UPS).

• Journal of Power Electronics
• /
• v.4 no.2
• /
• pp.65-76
• /
• 2004

In this paper, the steady-state analysis of the three-phase self-excited induction generator (SEIG) driven by a variable-speed prime mover (VSPM) such as a wind turbine is presented. The steady-state torque-speed characteristics of the VSPM are considered with the three-phase SEIG equivalent circuit for evaluating the operating performances due to the inductive load variations. Furthermore, a PI closed-loop feedback voltage regulation scheme based on the static VAR compensator (SVC) for the three-phase SEIG driven by the VSPM is designed and considered for the wind power generation conditioner. The simulation and experimental results prove the practical effectiveness of the additional SVC with the PI controller-based feedback loop in terms of fast response and high performances.

• Physical Therapy Korea
• /
• v.8 no.1
• /
• pp.9-19
• /
• 2001

During therapy sessions, feedback is often provided concurrently by the physical therapist as the patient attempts to perform a movement and after the movement attempt. This feedback is provided to enhance the patient's balance abilities. However, recent studies in nondisabled populations have suggested that frequent feedback may be detrimental to retention or learning of motor skills. This study compared the effects of 100% relative frequency of knowledge of performance (KP) with 66% relative frequency of KP for motor learning on balance retraining in patients with hemiplegia. Twenty patients with hemiplegic were randomly assigned to one of two experimental groups. The acquisition phase consisted of 16 blocks of 5 trials for 2 days (80 total practice trials). The retention phase consisted of 2 blocks of a short-term retention test, one day after the end of the acquisition phase and a long-term retention test, one week after the end of the short-term retention test. In the 100% feedback condition, participants received feedback after every practice trial. A faded KP schedule was used in the 66% condition. No significant differences were found between the two groups during all experimental phases (acquisition and retention phases), (p>.05). However, there were significant decreases in balance index for both groups of acquisition phase (p<.05). These results suggest that 66% relative frequency of KP is not more effective than 100% relative frequency of KP with respect to retention over time when hemiparetic patients attempt to learn balance.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.36 no.9A
• /
• pp.784-789
• /
• 2011

In this paper, a precoder based on limited phase feedback is proposed to maximize user's receive signal-to-interference-plus-noise ratio (SINR) in coordinated multi-point (CoMP) coordinated scheduling / coordinated beamforming (CS/CB) precoding matrix indicator (PMI) scenario. Most conventional precoding techniques based on limited phase feedback have been considered in a single-cell environment. However, considering neighboring cells in a multi-cell environment, we enhance the conventional preocoding. method. First, to maximize receive SINR, precoding matrices are designed to maximize the serving cell's signal and to minimize the coordinated cells' signal. Also, a precoder which can be used in a limited bit feedback condition is suggested. Finally, the proposed precoder's performance is evaluated and compared with some other precoding techniques by using simulation under the CoMP CS/CB PMI scenario.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.24 no.7A
• /
• pp.947-954
• /
• 1999

A new low phase noise Dielectric Resonator Parallel Feedback Oscillator(DRPFO) that is proposed in this paper has a simple structure so that it can be fabricated in low cost and with high performance. The proposed DRPFO is in a feedback loop oscillator configuration, which is composed of a low noise amplifier, a power amplifier, a power attenuator, a power divider and a parallel resonator feedback element that consists of a dielectric resonator coupled with two microstrip lines. The measured phase noise of DRPFO was less than -81 dBc/Hz at offset frequency 1 kHz of 10.75 GHz carrier frequency, and the frequency stability of DRPFO was less than $\pm$200 kHz over the temperature range of -40$^{\circ}$C to +60$^{\circ}$C.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.13 no.2
• /
• pp.123-128
• /
• 2020

A low phase noise phase locked loop (PLL) with negative feedback loop including frequency variation sensing circuit (FVSC) has been proposed. The FVSC senses the frequency variation of voltage controlled oscillator output signal and controls the volume of electric charge in loop filter capacitance. As the output frequency of the phase locked loop increases, the FVSC reduces the loop filter capacitor charge. This causes the loop filter output voltage to decrease, resulting in a phase locked loop output frequency decrease. The added negative feedback loop improves the phase noise characteristics of the proposed phase locked loop. The size of capacitance used in FVSC is much smaller than that of loop filter capacitance resulting in no effect in the size of the proposed PLL. The proposed low phase noise PLL with FVSC is designed with a supply voltage of 1.8V in a 0.18㎛ CMOS process. Simulation results show the jitter of 273fs and the locking time of 1.5㎲.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.37 no.3A
• /
• pp.179-187
• /
• 2012

In this paper, we propose an adaptive DFE (Decision Feedback Equalizer) based on LDPC (Low Density Parity Check) code for phase noise suppression and performance improvement. The proposed equalizer in this paper is applied for wireless repeater system. So as to meet ever increasing requirements on higher wireless access data rate and better quality of service (QoS), the wireless repeater system has been studied. The echo channel and RF impairments such as phase noise produce performance degradation. In order to remove echo channel and phase noise, we suggest a novel adaptive DFE equalizer based on LDPC code. The proposed equalizer helps to compensate RF impairments and improve the performance significantly better than used independently. In addition, proposed equalizer has less iteration number of LDPC code. So, the proposed equalizer system has low complexity.

• International Journal of Control, Automation, and Systems
• /
• v.5 no.2
• /
• pp.161-169
• /
• 2007

The PLL equivalent augmented system incorporated with state feedback is proposed in this paper. The optimal value of filter time constant of loop filter in the phase-locked loop control system and the optimal state feedback gain designed by using linear quadratic regulator approach are derived. This approach allows the PLL control system to employ the large value of the phase-frequency gain $K_d$ and voltage control oscillator gain $K_o$. In designing, the structure of phase-locked loop control system will be rearranged to be a phase-locked loop equivalent augmented system by including the structure of loop filter into the process and by considering the voltage control oscillator as an additional integrator. The designed controller consisting of state feedback gain matrix K and integral gain $k_1$ is an optimal controller. The integral gain $k_1$ related to weighting matrices q and R will be an optimal value for assigning the filter time constant of loop filter. The experimental results in controlling the second-order lag pressure process using two types of loop filters show that the system response is fast without steady-state error, the output disturbance effect rejection is fast and the tracking to step changes is good.