• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2002년도 춘계학술대회 논문집
• /
• pp.199-202
• /
• 2002

Moire topography method is a well-known non-contacting 3-D measurement method. Recently, the automatic 3-D measurement by moire topography has been required since the method was frequently applied to the engineering and medical fields. 3-D measurement using digital projection moire topography is very attractive because of its high measuring speed and high sensitivity. In this paper, using different N-bucket algorithm method of digital projection moire topography is tested to measuring object with the 2$\pi$-ambiguity problem. Experimental results prove that the proposed scheme is capable of finding measurement errors that decreased more by using the flour-three step algorithm method than the same step in the phase shifting of different pitchs.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1994년도 하계학술대회 논문집 A
• /
• pp.415-418
• /
• 1994

In this paper, a parallel operation of two single-phase GTO PWM converters is presented. The current ripples on the primary side of the transformer can be much reduced by shifting one modulation period from the other one by a half period. Also, a simple power factor control scheme is presented by which the reactive component of converter input current is controlled. Simulations and experimental results for a laboratory system confirm the validity of the purposed algorithm.

• 조명전기설비학회논문지
• /
• 제20권8호
• /
• pp.1-5
• /
• 2006

본 논문에서는 편광소자를 이용하는 스펙클패턴 전단간섭법(shearography)에서 스펙클패턴의 각 지점에서의 위상을 얻을 수 있는 방법을 설명하고, 폴리머 시료에 대한 결함 진단 실험을 통하여 제안된 방법의 적용가능성을 입증하였다.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제52권2호
• /
• pp.80-86
• /
• 2003

In this paper, a new three-phase voltage-source inverter topology for high voltage and high Power applications is proposed to improve the quality of output voltage waveform. A chain converter which is used as an auxiliary circuit generates a ripple voltage and injects it to the conventional 12-step inverter. Thus, the injection of the ripple voltage results in 36-step operation with a link and 60-step operation with two links. The proposed inverter is compared to the conventional multilevel inverter in the viewpoint of ratings of phase- shifting transformers, switching devices and capacitors employed. The proposed scheme is simple to control capacitor voltages compared to the conventional schems and is cost effective for high voltage and high power application over several tens of MVA. The proposed approach is validated through simulation, and the experimental results are provided from a 2KVA laboratory prototype.

• 한국전자통신학회논문지
• /
• 제6권1호
• /
• pp.97-104
• /
• 2011

높은 선형복잡도와 낮은 상관관계를 갖는 의사난수열은 통신 및 암호에 널리 사용된다. 본 논문에서는 수숙생성기에 의해 생성된 수축수열을 삽입수열로 해석하여 분석하고 후 위상이동차를 분석하여 수축수열의 일부 정보로부터 수축수열 모두를 알아내는 방법을 제안한다.

• The Journal of the Acoustical Society of Korea
• /
• 제27권3E호
• /
• pp.84-94
• /
• 2008

Displacement estimation is a crucial step in ultrasonic strain imaging. The displacement between a pre- and postcompression signal in the current data window is estimated by first shifting the postcompression signal by the displacement obtained in the previous data window to reduce their decorrelation and then determining the remaining part of the displacement through autocorrelation and conversion of phase difference into time delay. However, since strain image quality tends to vary with the amount of compression applied, we propose two new methods for enhancing strain image quality, i.e., displacement normalization and adaptive persistence. Both in vitro and in vivo experiments are carried out to acquire ultrasound data and produce strain images in real time under the application of quasi static compression. The experimental results demonstrate that the methods are quite effective in improving strain image quality and thus can be applied to implementing an ultrasound elasticity imaging system that operates in real time.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제48권2호
• /
• pp.89-96
• /
• 1999

This paper proposes a common-mode voltage reduction method base on SVPWM(Space-Vector Pulsewidth Modulation) in three phase PWM converter/inverter system. By shifting the active voltage vector of inverter and aligning this to the active vector of converter, it is possible to eliminate a common-mode voltage pulse in one control period. Since the proposed PWM method maintains the active voltage vector, it does not affect the control performance of PWM converter/inverter system. Without any extra hardware, overall common mode voltage dv/dt and conrresponding leakage current can be reduced to two-third of the conventional three phase symmetric SVPWM scheme.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2004년도 춘계학술대회 논문요약집
• /
• pp.110-110
• /
• 2004

하나 또는 다수개의 압전액츄에이터(piezoelectric actuator)로 구성된 시스템에서 구동 효율을 높이는데 직접적인 영향을 미치는 고정밀과 빠른 응답 특성을 구현(implementation)하기 위하여, 입력전압에 대하여 출력전압이 선형적으로 추종하고 주파수 가변(variable)이 독립적이며 순차적으로 제어가 가능한 위상가변(phase shifting)형 압전액츄에이터 구동장치의 설계가 필요하다. 구동신호론 증폭하고 가변하는 고전압 증폭 구동장치는 압전액츄에이터 구동에 직접 영향을 주게 되므로, 이의 특성인 고주파에서의 위상지연 보상, 높은 회전비(slew rate)로 고전압에서 정현파의 찌그럼짐을 방지, 전압이득의 가변 및 안정화, 입력 및 출력 임피던스의 개선과 주파스 대역폭(band width)의 확장 등은 매우 중요하다.(중략)

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1998년도 하계학술대회 논문집 F
• /
• pp.1925-1927
• /
• 1998

D-STATCON using the multilevel voltage source inverters is presented for voltage regulation and reactive power compensation in distribution system. This cascade M-level inverter consists of (M-1)/2 single phase full bridge inverter(FBI). This multilevel inverter is a natural fit to the flexible ac transmission systems(FACTS) including STATCON, SVC, series compensation and phase shifting, It can solve the problems of conventional transformer-based multipulse inverters and multilevel diode-clamped inverters. From the simulation results, the superiority of D-STATCON with cascade multilevel inverter is shown for high power application.

• 산업경영시스템학회지
• /
• 제21권45호
• /
• pp.165-180
• /
• 1998

To make a scheduling for minimizing the tardiness of delivery, we present an efficient heuristic algorithm for job-shop scheduling problems with due dates. The SDME(Slack Degree Modified Exchange) algorithm, which is the proposed heuristic algorithm, carries out the operation in two phases. In the phase 1, a dispatching rule is employed to generate an active or non-delay initial schedule. In the phase 2, tasks selected from a predetermined set of promising target operations in the initial schedule are tested to ascertain whether, by left-shifting their start times and rearranging some subset of the remaining operations, one can reduce the total tardiness. In the numerical example, the results indicate that the proposed SDME algorithm is capable of yielding notable reductions in the total tardiness for practical size problems.