• Title/Summary/Keyword: PC-based analyzer

Search Result 32, Processing Time 0.026 seconds

The Design of PC-based Power Spectral Density Analyzer of Heart Rate Variability (PC-기반의 심박변동 팍워스픽트럼밀도 분석기 설계)

  • 김낙환;이응혁;민홍기;홍승홍
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.52 no.9
    • /
    • pp.547-553
    • /
    • 2003
  • In this paper, we designed the PC-based analyzer of the power spectral density that could estimate the heart rate variability from time series data of R-R interval. The power spectral density estimated that it applied the autoregressive model to the measured electrocardiogram during a short period. Also, the characteristics of the designed analyzer are that it could process of the signal filtering, the generation and recomposition of time series and the feature extraction at the same time. Especially the analyzer reconstructed which applied the lowpass filter of the time series composed by the linear interpolation so as to enhance the signal-to-noise feature. We could estimate the power spectral density that confirmed a variety of power peak with low frequency range and high frequency rang of autonomic nerve by the heart rate variability.

Implementation of ISDN User/Network Protocol Analyzer on PC-based System (PC 환경에서 ISDN 사용자/망 프로토콜 분석기의 개발)

  • 정중수
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.24 no.6B
    • /
    • pp.1068-1073
    • /
    • 1999
  • On the emergence of ISDN which has been introduced in the year 1980, various services are supported. This paper presents implementation of ISDN user/network protocol analyzer based on PC-extension card. Firmware and software are loaded on the PC-extension card using PC 05. The performance analysis on D-channel signalling on this system is surveyed. The monitoring results satisfiy with ISDN BRI or PRI interfaces.

  • PDF

Development of Protocol Analyzer Suited for Maintenance of LonWorks Netwo가 for Safety Management of Underground Facilities (지하시설의 안전관리를 위한 LonWorks 네트워크의 유지보수에 적합한 프로토콜 분석기의 개발)

  • Kim, Hyung-Ki;Choi, Gi-Sang;Choi, Gi-Heung
    • Journal of the Korean Society of Safety
    • /
    • v.25 no.6
    • /
    • pp.203-209
    • /
    • 2010
  • A compact ANSI/EIA 709.1 protocol analyzer system suited for maintenance of LonWorks network for safety management of underground facilities was developed and tested. The hardware is based on the TMS320LF2406A embedded system, and the software was designed using Visual C++6.0 under Windows XP environment. Connected to the LonWorks network the developed protocol analyzer decodes the raw packets and pass them to the master PC through USB port. Then on the PC the packets are processed and analyzed in various aspects and the key features that are essential to the maintenance of LonWorks network installed at underground facilities are displayed in a user-friendly format. Performance of the developed protocol analyzer was evaluated through a series of experiments, by measuring the speed of packet analysis and the error rate. The protocol analyzer proved to work reliably even under the increased bandwidth. However, more comprehensive tests under various underground environmental conditions are desired.

A Study on Implementation of a 64 Channel Signal Generator / Analyzer Module (64채널 신호발생/분석 모듈 구현에 관한 연구)

  • 민경일;정갑천;최종현;박성모
    • Proceedings of the IEEK Conference
    • /
    • 2003.07c
    • /
    • pp.2609-2612
    • /
    • 2003
  • This paper describes a 64 channel signal generator/analyzer module that is useful for verification and testing of digital circuits. It can perform logic analyzer function and signal generator function at the same time. The 64 Channel module is implemented with single FPGA chip for miniaturization, and an USB interface is used to increase portability of the module. Multiple modules can be used in parallel for the verification of large scale circuits. Moreover, since the module is implemented as a PC based system, one can configure convenient GUI(Graphic User Interface) environment.

  • PDF

Development and use of PC based combustion analyzer (PC를 사용하는 연소해석장치의 개발에 관한 연구)

  • Lim, B. J.
    • Journal of the korean Society of Automotive Engineers
    • /
    • v.15 no.3
    • /
    • pp.75-80
    • /
    • 1993
  • 널리 사용되는 IBM-PC를 기본으로 하여 고속도 데이터 처리가 가능한 연소 해석 장치를 개발 였다. 본 시스템은 상용의 A/D변환기와 C언어를 사용한 소프트웨어 및 PC 인터페이스 보드로 구성되어 있다. 본 연소 해석 장치의 특징은 모든 기능이 모니터 상에서 마우스로 지원되며, P 상에서 타 프로그램을 위한 데이터 변환이 용이하고 메모리의 확장이 기존의 상용 연소 해석 치에 비해 간편하다. 연구용 단기통 기관실험을 통하여 본 시스템을 검증하였다. 연소실 내의 력은 크랭크 각도로 0.1.deg.에서 1.deg.의 해상도로 분석할 수 있다.

  • PDF

Predictions of PC Pile Shaft Resistance by CPT Data (콘관입시험자료를 기초로 한 PC말뚝의 주면마찰력 예측)

  • 윤길림;이영남
    • Geotechnical Engineering
    • /
    • v.14 no.1
    • /
    • pp.71-80
    • /
    • 1998
  • Three prestressed concrete(PC) piles were installed for research purpose at Seosan area of west sea of Korea, and also cone penetration tests (CPT) were performed near two pile locations in order to compute PC pile shaft resistance by using CPT data measured. Three common CPT prediction methods that ia, Schmertmann method, Tumay Sl Fakroo method and LCPC method in France were used to predict pile shaft resistance. The pile shaft resistance predicted by each method was compared with that obtained by full-scale loading test and pile driving analyzer to estimate reliability of each prediction method. The predicted resistances based on three CPT-based methods underestimated significantly the resistances obtained from by fullrcale loading test, performed at 25 days and 42 days text pile installtion. There were, however, good agreements of predicted shaft resistance of piles between three CPT-based methods and pile driving analyzer tested two weeks after pile installtion.

  • PDF

Implementation of a PC based Hardware Simulator with 128 channels (128채널 PC 기반 하드웨어 시뮬레이터 구현)

  • 정갑천;최종현;박성모
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.40 no.5
    • /
    • pp.298-305
    • /
    • 2003
  • This paper describes a 128-channel hardware simulator that is useful for verification and testing of digital circuits. It performs logic analyzer function and signal generator function at the same time. The core module, which implements one channel of the simulator, operates as a controller with independent memory and internal mode. Therefore, we can easily extend the number of channels with addition of core module. Moreover, since the simulator was implemented as a PC based system, one can construct a low-cost system and can configure convenient GUI(Graphic User Interface) environment. The simulator implemented using FPGA operates at 50Mhz and consumes 55W power as average.

Development of PC-based and portable high speed impedance analyzer for biosensor (바이오센서를 위한 PC 기반의 휴대용 고속 임피던스 분석기 개발)

  • Kim, Gi-Ryon;Kim, Gwang-Nyeon;Heo, Seung-Deok;Lee, Seung-Hoon;Choi, Byeong-Cheol;Kim, Cheol-Han;Jeon, Gye-Rok;Jung, Dong-Keun
    • Journal of Sensor Science and Technology
    • /
    • v.14 no.1
    • /
    • pp.33-41
    • /
    • 2005
  • For more convenient electrode-electrolyte interface impedance analysis in biosensor, a stand-alone impedance measurement system is required. In our study, we developed a PC-based portable system to analyze impedance of the electrochemical cell using microprocessor. The devised system consists of signal generator, programmable amplifiers, A/D converter, low pass filter, potentiostat, I/V converter, microprocessor, and PC interface. As a microprocessor, PIC16F877 which has the processing speed of 5 MIPS was used. For data acquisition, the sampling rate at 40 k samples/sec, resolution of 12 bit is used. RS-232 with 115.2 kbps speed is used for the PC communication. The square wave was used as stimuli signal for impedance analysis and voltage-controlled current measurement method of three-electrode-method were adopted. Acquired voltage and current data are calculated to multifrequency impedance signal after Fourier transform. To evaluate the implemented system, we set up the dummy cell as equivalent circuit of which was composed of resistor, parallel circuit of capacitor and resistor connected in parallel and measured the impedance of the dummy cell; the result showed that there exist accuracy within 5 % errors and reproduction within 1 % errors compared to output of Hioki LCR tester and HP impedance analyzer as a standard product. These results imply that it is possible to analyze electrode-electrolyte interface impedance quantitatively in biosensor and to implement the more portable high speed impedance analysis system compared to existing systems.

A Protocol Analyzer for SW based Multimedia Communication System (SIP 기반 멀티미디어 통신 시스템을 위한 프로토콜 분석기)

  • Jung In-hwan
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.11 no.4
    • /
    • pp.312-333
    • /
    • 2005
  • SIP(Session Initiation Protocol) has been proposed for session control protocol of Internet multimedia communication system like VoIP(Voice over IP). SIP has complicated session control steps to support various kinds of audio and video formats and to assure service quality of real time data communication. Up until now, existing protocol analyzers can not provide such detailed information of SIP based communication system. In this paper, therefore, we propose a new protocol analyzer as a tool that can analyze and diagnose SIP based multimedia communication system throughout the session initiation, data exchange and session change steps. The propose traffic analyzer, which is called STAT(SIP based Traffic Analysis Tool), Is implemented on Winder's environment so that it is generally usable and extensible. Since STAT analyze low level packets captured via Ethernet broadcasting property, it is able to provide session status and real time traffic monitoring information without any affection to the communication system. The STAT which is implemented in this paper. therefore, is expected to be a useful tool for developing and managing of a SIP based multimedia communication system.

Design and Implementation of IR-UWB Packet Analyzer Based on IEEE 802.14.5a (IEEE 802.15.4a IR-UWB 패킷 분석기 설계 및 구현)

  • Lim, Sol;Lee, Kye Joo;Kim, So Yeon;Hwang, Intae;Kim, Dae Jin
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.12
    • /
    • pp.2857-2863
    • /
    • 2014
  • IR-UWB has been developed as a standard of indoor ranging technology, because it has robust and good transmission characteristics in indoor environments and it can be operated with low power. In this paper, a IR-UWB packet analyzer is designed and implemented based on IEEE 802.15.4a, which is useful in developing IR-UWB real time location system with resolution of a few ten centimeters. A sniffer device of the packet analyzer monitors IR-UWB wireless networks, captures MAC packet frames, and transmits packet frames to the packet analyzing computer. The packet analyzing program in a computer analyzes received MAC packet frames and displays parsed packet information for developing engineers. Developed packet analyzer is used to analyze IEEE 802.15.4a MAC protocol, and also it can be used in other IEEE 802 series MAC protocol by modifying some functions.