• Journal of Korea Multimedia Society
• /
• v.11 no.9
• /
• pp.1204-1212
• /
• 2008

The vehicle simulation (flight simulator) in 1920's was the first in the virtual reality. With the development of precise optical and electromagnetic equipment, the virtual reality widened its application for other purposes than military one. Based on the realistic display technology, it is more and more common in the various areas such as entertainment, medical profession, learning, film, architectural design, tourism and etc. In 1989, Jaron Ranier was the first to use the terminology 'Virtual Reality'. With this term, all virtual projects could be classified in a single item. But even before the term was used, the virtual reality has been studied up to now. As a part of virtual reality, the human thirst for the impossible thing has led to the development of ride film. The ride film consists of the special technical elements as well as the psychological analysis of human being. The ultimate purpose of virtual reality is engrossment through interaction. Even though the real interaction requires interface, input sensor and reaction ability, the ride film is not an element of the typical interaction. The virtual reality is mostly defined in technical terms now. But in this study, we will analyze the concepts worked out by Professor Michael Haim who is called a philosopher in the cyberspace in aspect of experience-oriented definition. We will analyze the adaptability of virtual reality based on his concepts such as artificial reality/ interaction/ engrossment/ networked world/ remote display/ simulation/ onmon engrossment. And also, we aim to suggest the directions of developing the ride films for perfect engrossment and to draw optimized conclusion thereon. In this viewpoint, we consider that the study of ride film on which there were few case studies will contribute to level up the basic frameworks of IT technology and the digital image.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.9 no.3
• /
• pp.576-581
• /
• 2005

In this paper. the a-Si:H TFT using ferroelectric of $SrTiO_3$ as a gate insulator is fabricated on glass. High k gate dielectric is required for on-current, threshold voltage and breakdown characteristics of TFT Dielectric characteristics of ferroelectric are superior to $SiO_2$ and $Si_3N_4$. Ferroelectric increases on-current and decreases threshold voltage of TFT and also ran improve breakdown characteristics.$SrTiO_4$ thin film is deposited by e-beam evaporation. Deposited films are annealed for 1 hour in N2 ambient at $150^{\circ}C\~600^{\circ}C$. Dielectric constant of ferroelectric is about 60-100 and breakdown field is about IMV/cm. In this paper, the TFT using ferroelectric consisted of double layer gate insulator to minimize the leakage current. a-SiN:H, a-Si:H (n-type a-Si:H) are deposited onto $SrTiO_3$ film to make MFNS(Metal/ferroelectric/a-SiN:H/a-Si:H) by PECVD. In this paper, TFR using ferroelectric has channel length of$8~20{\mu}m$ and channel width of $80~200{\mu}m$. And it shows that drain current is $3.4{\mu}A$at 20 gate voltage, $I_{on}/I_{off}$ is a ratio of $10^5\~10^8,\;and\;V_{th}$ is$4\~5\;volts$, respectively. In the case of TFT without having ferroelectric, it indicates that the drain current is $1.5{\mu}A$ at 20gate voltage and $V_{th}$ is $5\~6$ volts. If properties of the ferroelectric thin film are improved, the performance of TFT using this ferroelectric thin film can be advanced.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2010.05a
• /
• pp.53.2-53.2
• /
• 2010

지금까지 능동 구동 디스플레이의 TFT backplane에 사용하고 있는 채널 물질로는 수소화된 비정질 실리콘(a-Si:H)과 저온 폴리실리콘(low temperature poly-Si)이 대표적이다. 수소화된 비정질 실리콘은 TFT-LCD 제조에 주로 사용되는 물질로 제조 공정이 비교적 간단하고 안정적이며, 생산 비용이 낮고, 소자 간 특성이 균일하여 대면적 디스플레이 제조에 유리하다. 그러나 a-Si:H TFT의 이동도(mobility)가 1 cm2/Vs이하로 낮아 Full HD 이상의 대화면, 고해상도, 고속 동작을 요구하는 UD(ultra definition)급 디스플레이를 개발하는데 있어 한계 상황에 다다르고 있다. 또한 광 누설 전류(photo leakage current)의 발생을 억제하기 위해서 화소의 개구율(aperture ratio)을 감소시켜야하므로 패널의 투과율이 저하되고, 게이트 전극에 지속적으로 바이어스를 인가 시 TFT의 문턱전압(threshold voltage)이 열화되는 문제점을 가지고 있다. 문제점을 극복하기 위한 대안으로 근래 투명 산화물 반도체(transparent oxide semiconductor)가 많은 관심을 얻고 있다. 투명 산화물 반도체는 3 eV 이상의 높은 밴드갭(band-gap)을 가지고 있어 광 흡수도가 낮아 투명하고, 광 누설 전류의 영향이 작아 화소 설계시 유리하다. 최근 다양한 조성의 산화물 반도체들이 TFT 채널 층으로의 적용을 목적으로 활발하게 연구되고 있으며 ZnO, SnO2, In2O3, IGO(indium-gallium oxide), a-ZTO(amorphous zinc-tin-oxide), a-IZO (amorphous indium-zinc oxide), a-IGZO(amorphous indium-galliumzinc oxide) 등이 그 예이다. 이들은 상온 또는 $200^{\circ}C$ 이하의 낮은 온도에서 PLD(pulsed laser deposition)나 스퍼터링(sputtering)과 같은 물리적 기상 증착법(physical vapor deposition)으로 손쉽게 증착이 가능하다. 특히 이중에서도 a-IGZO는 비정질임에도 불구하고 이동도가 $10\;cm2/V{\cdot}s$ 정도로 a-Si:H에 비해 월등히 높은 이동도를 나타낸다. 이와 같이 a-IGZO는 비정질이 가지는 균일한 특성과 양호한 이동도로 인하여 대화면, 고속, 고화질의 평판 디스플레이용 TFT 제작에 적합하고, 뿐만 아니라 공정 온도가 낮은 장점으로 인해 플렉시블 디스플레이(flexible display)의 backplane 소재로서도 연구되고 있다. 본 실험에서는 rf sputtering을 이용하여 증착한 a-IGZO 박막에 대하여 열처리 조건 변화에 따른 a-IGZO 박막들의 광학적, 전기적 특성변화를 살펴보았고, 이와 더불어 a-IGZO 박막을 TFT에 적용하여 소자의 특성을 분석함으로써, 열처리에 따른 Transfer Curve에서의 우리가 요구하는 Threshold Voltage(Vth)의 변화를 관찰하였다.

• Journal of the Korean Vacuum Society
• /
• v.6 no.1
• /
• pp.9-19
• /
• 1997

The reaction mechanisms of dry cleaning with UV-excited chlorine radical for Zn, Fe and Ti trace contaminants on the Si wafer have been studied by SEM, AFM and XPS analyses in this work. The patterned Zn, Fe and Ti films were deposited on the Si wafer surface by thermal evaporation and changes in the surface morphology after dry cleaning with $Cl_2$and UV/$Cl_2$at $200^{\circ}C$ were studied by optical microscopy and SEM. In addition, changes in the surface roughness of Si wafer with the cleaning was observed by AFM. The chemical bonding states of the Zn, Fe and Ti deposited silicon surface were observed with in-line XPS analysis. Zn and Fe were easily cleaned in the form of volatile zinc-chloride and iron-chloride as verified by the surface morphology changes. Ti which forms involatile oxides was not easily removed at room temperature but was slightly removed by UV/$Cl_2$at elevated temperature of $200^{\circ}C$. It was also found that the surface roughness of the Si wafer increased after $Cl_2$and UV/$Cl_2$cleaning. Therefore, the metallic contaminants on the Si wafer can be easily removed at lower temperature without surface damage by a continuous process using wet cleaning followed by UV/$Cl_2$dry cleaning.

• Proceedings of the Korean Institute of Surface Engineering Conference
• /
• 2018.06a
• /
• pp.102-102
• /
• 2018

Electronic industry had required the finer size and the higher performance of the device. Therefore, 3-D die stacking technology such as TSV (through silicon via) and micro-bump had been used. Moreover, by the development of the 3-D die stacking technology, 3-D structure such as chip to chip (c2c) and chip to wafer (c2w) had become practicable. These technologies led to the appearance of HBM (high bandwidth memory). HBM was type of the memory, which is composed of several stacked layers of the memory chips. Each memory chips were connected by TSV and micro-bump. Thus, HBM had lower RC delay and higher performance of data processing than the conventional memory. Moreover, due to the development of the IT industry such as, AI (artificial intelligence), IOT (internet of things), and VR (virtual reality), the lower pitch size and the higher density were required to micro-electronics. Particularly, to obtain the fine pitch, some of the method such as copper pillar, nickel diffusion barrier, and tin-silver or tin-silver-copper based bump had been utillized. TCB (thermal compression bonding) and reflow process (thermal aging) were conventional method to bond between tin-silver or tin-silver-copper caps in the temperature range of 200 to 300 degrees. However, because of tin overflow which caused by higher operating temperature than melting point of Tin ($232^{\circ}C$), there would be the danger of bump bridge failure in fine-pitch bonding. Furthermore, regulating the phase of IMC (intermetallic compound) which was located between nickel diffusion barrier and bump, had a lot of problems. For example, an excess of kirkendall void which provides site of brittle fracture occurs at IMC layer after reflow process. The essential solution to reduce the difficulty of bump bonding process is copper to copper direct bonding below $300^{\circ}C$. In this study, in order to improve the problem of bump bonding process, copper to copper direct bonding was performed below $300^{\circ}C$. The driving force of bonding was the self-annealing properties of electrodeposited Cu with high defect density. The self-annealing property originated in high defect density and non-equilibrium grain boundaries at the triple junction. The electrodeposited Cu at high current density and low bath temperature was fabricated by electroplating on copper deposited silicon wafer. The copper-copper bonding experiments was conducted using thermal pressing machine. The condition of investigation such as thermal parameter and pressure parameter were varied to acquire proper bonded specimens. The bonded interface was characterized by SEM (scanning electron microscope) and OM (optical microscope). The density of grain boundary and defects were examined by TEM (transmission electron microscopy).

• Korean Journal of Optics and Photonics
• /
• v.8 no.1
• /
• pp.31-36
• /
• 1997

We measured refractive indices and thicknesses of SiO$_2$ thin films that have been plated on LCD glass substrate for the purpose of preventing the out-diffusion of sodium ions. The best experimental condition to determine refractive index and thickness of SiO$_2$ thin film by using ellipsometry is searched for, where ⅰ) the film thickness is increased uniformly by 20 $\AA$ from 0 $\AA$ to the period thickness while the angle of incidence is fixed and ⅱ) the angle of incidence is increased uniformly by 1$^{\circ}$ from 45$^{\circ}$ to 70$^{\circ}$ while the film thickness is fixed. We estimated the errors in determining the refractive index and thickness by comparing the measurement error of $\Delta$ and Ψ with the calculated one. The ellipsometric constants of SiO$_2$ thin film on LCD glass substrate are measured at several angle of incidence around the Brewster angle, which is the best angle if the experimental error of ellipsometer is not sensitive to the incident angle. Also the best fit refractive index and thickness of SiO$_2$ thin film to these ellipsometric constants measured at several angle of incidenc eas well as the best fit ones to the SE data are obtained using regressional analysis.

• Korean Journal of Optics and Photonics
• /
• v.28 no.1
• /
• pp.28-32
• /
• 2017

In this research, we designed an LSPR sensor based on a thin-film multilayer comprising $TiO_2$ and $SiO_2$. The thickness of the overall substrate layer of the suggested multilayer LSPR sensor is limited to 100 nm, and the number of repeating $TiO_2$ and $SiO_2$ thin films is 1-4 within a limited thickness. Additionally, a nanowire structure with a gold thin film of 40 nm, height of 40 nm, period of 600 nm, and line width of 300 nm was formed on the multilayer. To design the variable wavelength-type SPR, the angle was fixed at $75^{\circ}$ and the wavelength was changed. We then simulated the system with the finite-element method (FEM) using Maxwell's equations. It was confirmed that the resonance wavelength became shorter as the number of multilayers increased when the refractive index was fixed. We found that the wavelength changes were more sensitive. However, no changes were observed when the number of the multilayers was three or higher.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.06a
• /
• pp.477-477
• /
• 2008

For more than three decades, the gate dielectrics in CMOS devices are $SiO_2$ because of its blocking properties of current in insulated gate FET channels. As the dimensions of feature size have been scaled down (width and the thickness is reduced down to 50 urn and 2 urn or less), gate leakage current is increased and reliability of $SiO_2$ is reduced. Many metal oxides such as $TiO_2$, $Ta_2O_4$, $SrTiO_3$, $Al_2O_3$, $HfO_2$ and $ZrO_2$ have been challenged for memory devices. These materials posses relatively high dielectric constant, but $HfO_2$ and $Al_2O_3$ did not provide sufficient advantages over $SiO_2$ or $Si_3N_4$ because of reaction with Si substrate. Recently, $HfO_2$ have been attracted attention because Hf forms the most stable oxide with the highest heat of formation. In addition, Hf can reduce the native oxide layer by creating $HfO_2$. However, new gate oxide candidates must satisfy a standard CMOS process. In order to fabricate high density memories with small feature size, the plasma etch process should be developed by well understanding and optimizing plasma behaviors. Therefore, it is necessary that the etch behavior of $HfO_2$ and plasma parameters are systematically investigated as functions of process parameters including gas mixing ratio, rf power, pressure and temperature to determine the mechanism of plasma induced damage. However, there is few studies on the the etch mechanism and the surface reactions in $BCl_3$ based plasma to etch $HfO_2$ thin films. In this work, the samples of $HfO_2$ were prepared on Si wafer with using atomic layer deposition. In our previous work, the maximum etch rate of $BCl_3$/Ar were obtained 20% $BCl_3$/ 80% Ar. Over 20% $BCl_3$ addition, the etch rate of $HfO_2$ decreased. The etching rate of $HfO_2$ and selectivity of $HfO_2$ to Si were investigated with using in inductively coupled plasma etching system (ICP) and $BCl_3/Cl_2$/Ar plasma. The change of volume densities of radical and atoms were monitored with using optical emission spectroscopy analysis (OES). The variations of components of etched surfaces for $HfO_2$ was investigated with using x-ray photo electron spectroscopy (XPS). In order to investigate the accumulation of etch by products during etch process, the exposed surface of $HfO_2$ in $BCl_3/Cl_2$/Ar plasma was compared with surface of as-doped $HfO_2$ and all the surfaces of samples were examined with field emission scanning electron microscopy and atomic force microscope (AFM).

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.06a
• /
• pp.169-169
• /
• 2008

To keep pace with scaling trends of CMOS technologies, high-k metal oxides are to be introduced. Due to their high permittivity, high-k materials can achieve the required capacitance with stacks of higher physical thickness to reduce the leakage current through the scaled gate oxide, which make it become much more promising materials to instead of $SiO_2$. As further studying on high-k, an understanding of the relation between the etch characteristics of high-k dielectric materials and plasma properties is required for the low damaged removal process to match standard processing procedure. There are some reports on the dry etching of different high-k materials in ICP and ECR plasma with various plasma parameters, such as different gas combinations ($Cl_2$, $Cl_2/BCl_3$, $Cl_2$/Ar, $SF_6$/Ar, and $CH_4/H_2$/Ar etc). Understanding of the complex behavior of particles at surfaces requires detailed knowledge of both macroscopic and microscopic processes that take place; also certain processes depend critically on temperature and gas pressure. The choice of $BCl_3$ as the chemically active gas results from the fact that it is widely used for the etching o the materials covered by the native oxides due to the effective extraction of oxygen in the form of $BCl_xO_y$ compounds. In this study, the surface reactions and the etch rate of $Al_2O_3$ films in $BCl_3/Cl_2$/Ar plasma were investigated in an inductively coupled plasma(ICP) reactor in terms of the gas mixing ratio, RF power, DC bias and chamber pressure. The variations of relative volume densities for the particles were measured with optical emission spectroscopy (OES). The surface imagination was measured by AFM and SEM. The chemical states of film was investigated using X-ray photoelectron spectroscopy (XPS), which confirmed the existence of nonvolatile etch byproducts.

• Journal of Sensor Science and Technology
• /
• v.2 no.1
• /
• pp.3-10
• /
• 1993

Polycrystalline CdS thin films were grown on ceramic substrate using a chemical bath deposition method. They were annealed at various temperature and X-ray diffraction patterns were measured by X-ray diffractometer in order to study CdS polycrystal structure. Using extrapolation method of X-ray diffraction patterns for the CdS samples annealed in $N_{2}$ gas at $550^{\circ}C$ it was found hexagonal structure whose lattice constants $a_{o}$ and $c_{o}$ were $4.1364{\AA}$ and $6.7129{\AA}$, respectively. Its grain size was about $0.35{\mu}m$. Hall effect on this sample was measured by Van der Pauw method and studied on carrier density and mobility defending on temperature. From Hall data, the mobility was likely to be decreased by piezo electric scattering at temperature range of 33K and 150k and by polar optical scattering at temperature range of 150K and 293K. We measured also spectral response, sensitivity (${\gamma}$), maximum allowable power dissipation and response time on these samples.