• 제목/요약/키워드: Octadecyltrichlorosilane

검색결과 52건 처리시간 0.022초

계면처리에 의한 pentacene 박막의 전기적 특성 연구 (A Study on the Electrical Characteristics of Pentacene Thin Film by Using Surface Treatment)

  • 이재혁;이용수;최종선;김유진
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2000년도 하계학술대회 논문집 C
    • /
    • pp.1748-1750
    • /
    • 2000
  • There are currently considerable interests in the applications of conjugated polymers, oligomers. and small molecules for thin-film electronic devices. Organic materials have potential advantages to be utilized as semiconductors in field-effect transistors and light-emitting diodes. In this study we fabricated the devices based on pentacene as active layer. Octadecyltrichlorosilane (OTS) is used as buffer layer between $SiO_2$ and pentacene. Atomic force microscopy (AFM), X-ray diffraction (XRD), and electrical conductivity were used with OTS on $SiO_2$ 10nm which the pentacene layer was thermally evaporated in vacuum at a pressure of about $2.0\times10^{-6}$ Torr. In the result of AFM, the grain length is grown by using OTS for surface treatment. Electrical conductivity is changed from $3.19{\times}10^{-6}$ S/cm to $2.12{\times}10^{-7}$ S/cm. We observed that electrical conductivity is also increased by surface treatment. According to these results, the surface treated devices exhibited the increase to compared no treatment.

  • PDF

나노 소자의 응용을 위한 표면 패터닝 기술을 이용한 평형한 나노구조물 형성 (Formation of parallel nanostructures by Surface-Patterning Technique for the Application to Nano-Device)

  • 김유덕;김형진;홍병유
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2007년도 추계학술대회 논문집
    • /
    • pp.514-514
    • /
    • 2007
  • 1차원 구조를 갖는 나노 와이어들은 나노 소자를 구현하기 위한 building-block으로 많은 과학자들의 주목을 받고 있고 또한 연구되고 있다. 하지만 그것을 정확하게 위치시키고 일정한 간격으로 정렬시키기 위한 기술 개발은 아직도 해결해야 할 큰 과제로 남아 있다. 이 논문에서, 우리는 ahsing 기술과 표면 패터닝 기술을 이용하여 대면적의 실리콘웨이퍼 위에 DNA(deoxyribonucleic acid)를 기반으로 한 금 나노 와이어를 정확하게 위치시키고 일정한 간격으로 정렬시킬 수 있는 새로운 제어 기술을 제안한다. 먼저 우리는 포토 리소그래피 공정과 $O_2$ 플라즈마 ashing 기술을 이용하여 선폭을 100 nm로 감소 시켰다. 그리고 자기조립단분자막 (self-assembled monolayers; SAMs) 방법과 lift-off 공정을 반복함으로서 1-octadecyltrichlorosilane(OTS) 층과 aminopropylethoxysilane(APS) 층을 형성하였다. 마지막으로 DNA 용액을 샘플 표면 위에 도포하고 분자 빗질 방법으로 DNA를 한 방향으로 정렬 시켰고 금 나노입자 용액을 처리하였다. 그 결과 금 나노 와이어는 $10{\mu}m$ 간격으로 일정하게 정열 되었고, APS 층에만 정확하게 정렬되었다. 우리는 금 나노 와이어를 관찰하기 위하여 원자간력 현미경 (Atomic Force Microscope AFM)을 사용하였다.

  • PDF

소수성 처리 방법에 따른 플라즈마 전해 산화 처리된 마그네슘 합금의 내식성 (Effect of Hydrophobizing Method on Corrosion Resistance of Magnesium Alloy with Plasma Electrolytic Oxidation)

  • 주재훈;김동현;정찬영;이정훈
    • 한국표면공학회지
    • /
    • 제52권2호
    • /
    • pp.96-102
    • /
    • 2019
  • Magnesium and its alloys are prone to be corroded, thus surface treatments improving corrosion resistance are always required for practical applications. As a surface treatment of magnesium alloys, plasma electrolytic oxidation (PEO), creating porous stable oxide layer by a high voltage discharge in electrolyte, enhances the corrosion resistance. However, due to superhydrophilicity of the porous oxide layer, which easily allow the penetration of corrosive media toward magnesium alloys substrate, post-treatments inhibiting the transfer of corrosive media in porous oxide layer are required. In this work, we employed a hydrophobizing method to enhance the corrosion resistance of PEO treated Mg alloy. Three types of hydrophobizing techniques were used for PEO layer. Thin Teflon coating with solvent evaporation, self-assembled monolayer (SAM) coating of octadecyltrichlorosilane (OTS) based on solution method and SAM coating of perfluorodecyltrichlorosilane (FDTS) based on vacuum method significantly enhances corrosion resistance of PEO treated Mg alloy with reducing the contact of water on the surface. In particular, the vacuum based FDTS coating on PEO layer shows the most effective hydrophobicity with the highest corrosion resistance.

Oxide 표면에 Self-Assembly Monolayers를 이용한 전도성 고분자 Poly(3-hexylthiophene)(P3HT) 증착 및 Patterning 연구 (Deposition of Poly(3-hexylthiophene)(P3HT) by Vapor Deposition and Patterning Using Self-Assembled Monolayers)

  • 팽일선;김현호;김성수;이재갑
    • 한국재료학회지
    • /
    • 제18권12호
    • /
    • pp.664-668
    • /
    • 2008
  • Vapor phase polymerization of a conductive polymer on a $SiO_2$ surface can offer an easy and convenient means to depositing pure and conductive polymer thin films. However, the vapor phase deposition is generally associated with very poor adhesion as well as difficulty when patterning the polymer thin film onto an oxide dielectric substrate. For a significant improvement of the patternability and adhesion of Poly(3-hexylthiophene) (P3HT) thin film to a $SiO_2$ surface, the substrate was pre-patterned with n-octadecyltrichlorosilane (OTS) molecules using a ${\mu}$-contact printing method. The negative patterns were then backfilled with each of three amino-functionalized silane self-assembled monolayers (SAMs) of (3-aminopropyl) trimethoxysilane (APS), N-(2-aminoethyl)-aminopropyltrimethoxysilane (EDA), and (3- trimethoxysilylpropyl)diethylenetriamine (DET). The quality and electrical properties of the patterned P3HT thin films were investigated with optical and atomic force microscopy and a four-point probe. The results exhibited excellent selective deposition and significantly improved adhesion of P3HT films to a $SiO_2$ surface. In addition, the conductivity of polymeric thin films was relatively high (${\sim}13.51\;S/cm$).

DDPO$_{4}$$ODPO_{4}$ SAM 코팅의 나노 응착 및 마찰 특성 연구 (Nano adhesion and Friction of $DDPO_{4}$ and $ODPO_{4}$ SAM coatings)

  • 윤의성;양승호;공호성
    • 한국윤활학회:학술대회논문집
    • /
    • 한국윤활학회 2002년도 제35회 춘계학술대회
    • /
    • pp.207-214
    • /
    • 2002
  • Nano adhesion between SPM (scanning probe microscope) tips and $DDPO_{4}$ (dodecylphosphoric acid ester) and $ODPO_{4}$ (octadecylphosphoric acid ester) SAM (self-assembled monolayer) was experimentally studied. Tests were performed to measure the nano adhesion and friction in both AFM(atomic force microscope) and LFM(lateral force microscope) modes with the applied normal load. $DDPO_{4}$ and $ODPO_{4}$ SAM were formed on TiMe and TiOx surfaces. TiMe and TiOx were coated on the Si wafer by ion sputtering. Adhesion and friction of $DDPO_{4}$ and $ODPO_{4}$ SAM surfaces were compared with those of OTS (octadecyltrichlorosilane) SAM and DLC surfaces. $DDPO_{4}$ and $ODPO_{4}$ SAM converted the TiMe and TiOx surfaces to be hydrophobic. When the surface was hydrophobic, the adhesion and friction forces were found lower than those of bare surfaces. Work of adhesion was also discussed to explain how the surface was converted into hydrophobic. Results also showed that tribological characteristics of $DDPO_{4}$ and $ODPO_{4}$ had good properties in the adhesion, friction, wetting angle and work of adhesion. $DDPO_{4}$ and $ODPO_{4}$ SAM could be one of the candidates for the bio-MEMS elements.

  • PDF

유기반도체 트랜지스터의 유전체 표면처리 효과 (Dielectric Surface Treatment Effects on Organic Thin-film Transistors)

  • 임상철;김성현;이정헌;구찬회;김도진;정태형
    • 한국재료학회지
    • /
    • 제15권3호
    • /
    • pp.202-208
    • /
    • 2005
  • The surface states of gate dielectrics affect device performance severely in Pentacene OTFTs. We have fabricated organic thin-film transistors (OTFTs) using pentacene as an active layer with chemically modified $SiO_2$ gate dielectrics. The effects of the surface treatment of $SiO_2$ on the electric characteristics of OTFTS were investigated. The surface of $SiO_2$ gate dielectric was treated by normal wet cleaning process, $O_2-plasma$ treatment, hexamethyldisilazane (HMDS), and octadecyltrichlorosilane (OTS) treatment. After the surface treatments, the contact angles and surface free energies were measured in order to analyze the surface state changes. In the electrical measurements, typical I-V characteristics of TFTs were observed. The field effect mobility, $\mu$, was calculated to be $0.29\;cm^2V^{-1}s^{-1}$ for OTS treated sample while those for the HMDS, $O_2$ plasma treated, and wet-cleaned samples were 0.16, 0.1, and $0.04\;cm^2V^{-1}s^{-1}$, respectively.

저온 공정 PVP게이트 절연체를 이용한 고성능 플렉서블 유기박막 트랜지스터의 계면처리 효과 (Interface Treatment Effect of High Performance Flexible Organic Thin Film Transistor (OTFT) Using PVP Gate Dielectric in Low Temperature)

  • 윤호진;백규하;신홍식;이가원;이희덕;도이미
    • 한국전기전자재료학회논문지
    • /
    • 제24권1호
    • /
    • pp.12-16
    • /
    • 2011
  • In this study, we fabricated the flexible pentacene TFTs with the polymer gate dielectric and contact printing method by using the silver nano particle ink as a source/drain material on plastic substrate. In this experiment, to lower the cross-linking temperature of the PVP gate dielectric, UV-Ozone treatment has been used and the process temperature is lowered to $90^{\circ}C$ and the surface is optimized by various treatment to improve device characteristics. We tried various surface treatments; $O_2$ Plasma, hexamethyl-disilazane (HMDS) and octadecyltrichlorosilane (OTS) treatment methods of gate dielectric/semiconductor interface, which reduces trap states such as -OH group and grain boundary in order to improve the OTFTs properties. The optimized OTFT shows the device performance with field effect mobility, on/off current ratio, and the sub-threshold slope were extracted as $0.63cm^2 V^{-1}s^{-1}$, $1.7{\times}10^{-6}$, and of 0.75 V/decade, respectively.

AFM을 이용한 MEMS/NEMS 공정용 재료의 트라이볼로지 특성에 관한 연구 (A Study on Tribological Characteristics of Materials for MEMS/NEMS Using Chemically Modified AFM tip)

  • 허정철;김광섭;김경웅
    • Tribology and Lubricants
    • /
    • 제24권2호
    • /
    • pp.63-71
    • /
    • 2008
  • Friction and adhesion tests were conducted to investigate tribological characteristics of materials for MEMS/NEMS using atomic force microscope (AFM). AFM Si tips were chemically modified with a self-assembled monolayer (SAM) derived from trichlorosilane like octadecyltrichlorosilane (OTS) and (1H, 1H, 2H, 2H-perfluorooctyl) trichlorosilane (FOTS), and various materials, such as Si, Al, Au, Cu, Ti and PMMA films, were prepared for the tests. SAMs were coated on Si wafer by dipping method prior to AFM tip to determine a proper dipping time. The proper dipping time was determined from the measurements of contact angle, surface energy and thickness of the SAMs. AFM tips were then coated with SAMs by using the same coating condition. Friction and adhesion forces between the AFM Si tip modified with SAM and MEMS/NEMS materials were measured. These forces were compared to those when AFM tip was uncoated. According to the results, after coating OTS and FOTS, the friction and adhesion forces on all materials used in the tests decreased; however, the effect of SAM on the reduction of friction and adhesion forces could be changed according to counterpart materials. OTS was the most effective to reduce the friction and adhesion forces when counterpart material was Cu film. In case of FOTS, friction and adhesion forces decreased the most effectively on Au films.

High Quality Nickel Atomic Layer Deposition for Nanoscale Contact Applications

  • Kim, Woo-Hee;Lee, Han-Bo-Ram;Heo, Kwang;Hong, Seung-Hun;Kim, Hyung-Jun
    • 한국재료학회:학술대회논문집
    • /
    • 한국재료학회 2009년도 춘계학술발표대회
    • /
    • pp.22.2-22.2
    • /
    • 2009
  • Currently, metal silicides become increasingly more essential part as a contact material in complimentary metal-oxide-semiconductor (CMOS). Among various silicides, NiSi has several advantages such as low resistivity against narrow line width and low Si consumption. Generally, metal silicides are formed through physical vapor deposition (PVD) of metal film, followed by annealing. Nanoscale devices require formation of contact in the inside of deep contact holes, especially for memory device. However, PVD may suffer from poor conformality in deep contact holes. Therefore, Atomic layer deposition (ALD) can be a promising method since it can produce thin films with excellent conformality and atomic scale thickness controllability through the self-saturated surface reaction. In this study, Ni thin films were deposited by thermal ALD using bis(dimethylamino-2-methyl-2-butoxo)nickel [Ni(dmamb)2] as a precursor and NH3 gas as a reactant. The Ni ALD produced pure metallic Ni films with low resistivity of 25 $\mu{\Omega}cm$. In addition, it showed the excellent conformality in nanoscale contact holes as well as on Si nanowires. Meanwhile, the Ni ALD was applied to area-selective ALD using octadecyltrichlorosilane (OTS) self-assembled monolayer as a blocking layer. Due to the differences of the nucleation on OTS modified surfaces toward ALD reaction, ALD Ni films were selectively deposited on un-coated OTS region, producing 3 ${\mu}m$-width Ni line patterns without expensive patterning process.

  • PDF

미세접촉프린팅 공정을 이용한 유연성 유기박막소자(OTFT)설계 및 제작 (Design and Fabrication of Flexible OTFTs by using Nanocantact Printing Process)

  • 조정대;김광영;이응숙;최병오
    • 한국정밀공학회:학술대회논문집
    • /
    • 한국정밀공학회 2005년도 추계학술대회 논문집
    • /
    • pp.506-508
    • /
    • 2005
  • In general, organic TFTs are comprised of four components: gate electrode, gate dielectric, organic active semiconductor layer, and source and drain contacts. The TFT current, in turn, is typically determined by channel length and width, carrier field effect mobility, gate dielectric thickness and permittivity, contact resistance, and biasing conditions. More recently, a number of techniques and processes have been introduced to the fabrication of OTFT circuits and displays that aim specifically at reduced fabrication cost. These include microcontact printing for the patterning of metals and dielectrics, the use of photochemically patterned insulating and conducting films, and inkjet printing for the selective deposition of contacts and interconnect pattern. In the fabrication of organic TFTs, microcontact printing has been used to pattern gate electrodes, gate dielectrics, and source and drain contacts with sufficient yield to allow the fabrication of transistors. We were fabricated a pentacene OTFTs on flexible PEN film. Au/Cr was used for the gate electrode, parylene-c was deposited as the gate dielectric, and Au/Cr was chosen for the source and drain contacts; were all deposited by ion-beam sputtering and patterned by microcontact printing and lift-off process. Prior to the deposition of the organic active layer, the gate dielectric surface was treated with octadecyltrichlorosilane(OTS) from the vapor phase. To complete the device, pentacene was deposited by thermal evaporation and patterned using a parylene-c layer. The device was shown that the carrier field effect mobility, the threshold voltage, the subthreshold slope, and the on/off current ratio were improved.

  • PDF