• Title/Summary/Keyword: Network Processor

Search Result 558, Processing Time 0.026 seconds

Priority-Based Network Interrupt Scheduling for Predictable Real-Time Support

  • Lee, Minsub;Kim, Hyosu;Shin, Insik
    • Journal of Computing Science and Engineering
    • /
    • v.9 no.2
    • /
    • pp.108-117
    • /
    • 2015
  • Interrupt handling is generally separated from process scheduling. This can lead to a scheduling anomaly and priority inversion. The processor can interrupt a higher priority process that is currently executing, in order to handle a network packet reception interruption on behalf of its intended lower priority receiver process. We propose a new network interrupt handling scheme that combines interrupt handling with process scheduling and the priority of the process. The proposed scheme employs techniques to identify the intended receiver process of an incoming packet at an earlier phase. We implement a prototype system of the proposed scheme on Linux 2.6, and our experiment results show that the prototype system supports the predictable real-time behavior of higher priority processes even when excessive traffic is sent to lower priority processes.

Design and Implementation of Unified Hardware for 128-Bit Block Ciphers ARIA and AES

  • Koo, Bon-Seok;Ryu, Gwon-Ho;Chang, Tae-Joo;Lee, Sang-Jin
    • ETRI Journal
    • /
    • v.29 no.6
    • /
    • pp.820-822
    • /
    • 2007
  • ARIA and the Advanced Encryption Standard (AES) are next generation standard block cipher algorithms of Korea and the US, respectively. This letter presents an area-efficient unified hardware architecture of ARIA and AES. Both algorithms have 128-bit substitution permutation network (SPN) structures, and their substitution and permutation layers could be efficiently merged. Therefore, we propose a 128-bit processor architecture with resource sharing, which is capable of processing ARIA and AES. This is the first architecture which supports both algorithms. Furthermore, it requires only 19,056 logic gates and encrypts data at 720 Mbps and 1,047 Mbps for ARIA and AES, respectively.

  • PDF

Monotoring Secheme of Laser Welding Interior Defects Using Neural Network (신경회로망을 이용한 레이저 용접 내부결함 모니터링 방법)

  • 손중수;이경돈;박상봉
    • Laser Solutions
    • /
    • v.2 no.3
    • /
    • pp.19-31
    • /
    • 1999
  • This paper introduces the monitoring scheme of laser welding quality using neural network. The developed monitoring scheme detects light signal emitting from plasma formed above the weld pool with optic sensor and DSP-based signal processor, and analyzes to give a guidance about the weld quality. It can automatically detect defects of laser weld and further give an information about what kind of defects it is, specially partial penetration and porosity among the interior defects. Those could be detected only by naked eyes or X-ray after welding, which needs more processes and costs in mass production. The monitoring scheme extracts four feature vectors from signal processing results of optical measuring data. In order to classify pattern for extracted feature vectors and to decide defects, it uses single-layer neural network with perceptron learning. The monitoring result using only the first feature vector shows confidence rate in recognition of 90%($\pm$5) and decides whether normal status or defects status in real time.

  • PDF

Development of Control and Analysis Software for Electronic Warfare Test System Using Reverse Engineering of Network Protocol (프로토콜 역설계를 이용한 전자전시험장비 제어 및 신호분석 소프트웨어 개발)

  • Jung, In-Hwa
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.11 no.3
    • /
    • pp.58-66
    • /
    • 2008
  • In this paper, we have proposed a method and procedure which can find out the unknown network protocol. Although it seems to be difficult to identify the protocol, we can find out the rule in the packet according to the method we have proposed. We have to recognize functions of the system and make the list of events first. Then we capture the network packet whenever the event are occurred. The captured packets are examined by means of the method that is finding repeated parts, changed parts according to the input value, fixed parts and changed parts according to regular rules. Finally we make the test program to verify the protocol. We applied this method and procedure to upgrade Electronic Warfare Test System which is operated by ADD. We have briefly described the redesign of control and analysis software for Electronic Warfare Test System

Implementation of Intelligent Home Network and u-Healthcare System based on Smart-Grid

  • Kim, Tae Yeun;Bae, Sang Hyun
    • Journal of Integrative Natural Science
    • /
    • v.9 no.3
    • /
    • pp.199-205
    • /
    • 2016
  • In this paper, we established ZIGBEE home network and combined smart-grid and u-Healthcare system. We assisted for amount of electricity management of household by interlocking home devices of wireless sensor, PLC modem, DCU and realized smart grid and u-Healthcare at the same time by verifying body heat, pulse, blood pressure change and proceeded living body signal by using SVM algorithm and variety of ZIGBEE network channel and enabled it to check real-time through IHD which is developed by user interface. In addition, we minimized the rate of energy consumption of each sensor node when living body signal is processed and realized Query Processor which is able to optimize accuracy and speed of query. We were able to check the result that is accuracy of classification 0.848 which is less accounting for average 17.9% of storage more than the real input data by using Mjoin, multiple query process and SVM algorithm.

Feasibility and Performance Analysis of RDMA Transfer through PCI Express

  • Choi, Min;Park, Jong Hyuk
    • Journal of Information Processing Systems
    • /
    • v.13 no.1
    • /
    • pp.95-103
    • /
    • 2017
  • The PCI Express is a widely used system bus technology that connects the processor and the peripheral I/O devices. The PCI Express is nowadays regarded as a de facto standard in system area interconnection network. It has good characteristics in terms of high-speed, low power. In addition, PCI Express is becoming popular interconnection network technology as like Gigabit Ethernet, InfiniBand, and Myrinet which are extensively used in high-performance computing. In this paper, we designed and implemented a evaluation platform for interconnect network using PCI Express between two computing nodes. We make use of the non-transparent bridge (NTB) technology of PCI Express in order to isolate between the two subsystems. We constructed a testbed system and evaluated the performance on the testbed.

A Development of Protable Mesh Network Gateway for Disaster Relief (재난 구조 통신망 구축을 위한 휴대형 메쉬 네트워크 게이트웨이의 개발)

  • Ryu, Dae-Hyun
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.11 no.3
    • /
    • pp.99-105
    • /
    • 2011
  • Typically, quick and easily deployed communication for a clear disaster management is required in a disaster situation. But it is not easy because lack of backbone network and poor conditions of disaster site. it is possible to obtain a wide service coverage and low power with portable wireless mesh network technology. In this paper, we developed portable wireless mesh network gateway with a network processor and evaluate it's performance including throughput, latency delay, packet loss, etc. The experiments show our wireless mesh network gateway has basic performance and can be used in various environments like disaster site.

Implementation of a modem for home network power line communication based on improved LonWorks technology (향상된 론웍 기반의 홈 네트워크용 전력선 모뎀 구현)

  • 마낙원;김녹원;김우섭;이창은;문경덕;김석기
    • Proceedings of the IEEK Conference
    • /
    • 2002.06a
    • /
    • pp.367-370
    • /
    • 2002
  • In this paper, we propose a new node architecture LonWorh control Network for home network system environmint using power line communications. Using conventional Lon Work technology is a many disputable points for home network. LonWork network system needs high-cost development equipment. Moreover, conventional Lon Work system can not implement high-grade algorithms and variety application operation. because of the limitation of processing ability in Neuron chip. For that reason, the proposed structure is applicable to low-cost and more complex applications which are impossible in home network using conventional Lonworks structure. The proposed structure is implemented with some hardware and かone software for power line home network. The physical layer and the MAC layer of the LonTalk protocol within ton Work are implemented in hardware, which decreases the development costs communication processor. The upper of link layer of the LonTalk protocol is implemented with software, which decreases the development costs of software and increases the flexibility of tile system and increases the extension of the system. We verified the commercial feasibility of the proposed system through the power line tests with the existing LonWorks network in home network. As a result, it is concluded that the proposed architecture provides increasing flexibility and decreasing cost of the system.

  • PDF

The Implementation Method and its IPCN(Inter-Processor Communication Network) Performance Evaluation for Internet Access Service (인터넷 접속 서비스를 위한 교환 시스템의 실현방안과 프로세서간 통신망 성능 평가)

  • 이일우;최고봉
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.8A
    • /
    • pp.1213-1222
    • /
    • 2000
  • We have considered and developed a subsystem of switching system which provides Internet access service, taking into considerations of traffic and quality problems. In this paper, Internet subsystem with a structure and function has been presented that turns the switching system into the optimized gateway between switching system and Internet. And, this paper developed simulation model and analyzed a performance of inter-processor communication unit which practically functions as an Internet traffic transfer.

  • PDF

WCRT-reducing scheduling algorithm for programmable logic controllers with remote I/Os (떨어진 입출력 장치를 가지는 프로그래머블 로직 콘트롤러를 위한 스케쥴링 알고리즘)

  • 정승권;권욱현
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1997.10a
    • /
    • pp.752-755
    • /
    • 1997
  • In this paper, a scheduling algorithm is proposed for a programmable logic controller(PLC) with remote I/Os, assuming the multi-tasking facilities. Since sequence programs are executed on the application processor and I/O data are transmitted by the network processor concurrently, the proposed algorithm schedules the data transmission as well as the sequence program execution. The suggested algorithm guarantees the bounded WCRT(worst case response time), which is the one third of the WCRT in the absence of scheduling. Computer simulation shows that the algorithm can be easily applied to a real PLC without critical constraints on utilization of resources and inter-relation among tasks.

  • PDF