• KIEE International Transactions on Power Engineering
• /
• v.5A no.3
• /
• pp.214-220
• /
• 2005

In order to improve energy efficiency and solve power disturbances, power components measurement for both the supply and demand side of a power system must be implemented before appropriate action on the power problems can be taken. This paper presents a DSP (Digital Signal Processor)-based multi-channel (voltage 8-channel and current 10-channel) power measurement system that can simultaneously measure and analyze power components for both supply and demand. Voltage 8-channel and current 10-channel measurement is made through voltage and current sensors connected to the developed system, and power components such as reactive power, power factor and harmonics are calculated and measured by the DSP. The measured data are stored in a personal computer (PC) and a commercial program is then used for measurement data analysis and display. After voltage and current measurement accuracy revision using YOKOGAWA 2558, the developed system was tested using a programmable ac power source. The test results showed the accuracy of the developed system to be about 0.3 percent. Also, a simultaneous measurement field test of the developed system was implemented by application to the supply and demand side of the three-phase power system.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.3
• /
• pp.233-238
• /
• 2006

In order to solve power disturbances, power components measurement for both supply and demand side of power system must be implemented. This paper proposed a DSP (Digital Signal Processor)-based multi-channel (voltage 8-channel and current 10-channel) power components measurement system that simultaneously can measure and analyze power components for both supply md demand side. After voltage and current measurement accuracy revision using YOKOGAWA 2558, the developed system was tested in the field.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2011.06a
• /
• pp.783-784
• /
• 2011

• Journal of Sensor Science and Technology
• /
• v.9 no.6
• /
• pp.448-454
• /
• 2000

This paper describes the implementation of a multi-subject, multi-channel optical telemetry system for the short range measurement of electrocardiograms (EKGs) a system which receives command signals and transmits physiological signals to the external system using LED (Light Emitting Diode) and PD (Photodiode). This system decreases the dependency of power supply voltage to the CMOS IC chips and a new enforced synchronization technique using infrared bi-directional communication has also been proposed. The telemetry IC with the size of $5.1{\times}5.1mm^2$ has the following functions: receiving of command signal, initialization of internal state of all functional blocks, decoding of subject selection signal, time division multiplexing of 4-channel modulated physiological signals, transmission of modulated signals to external system, and auto power down control.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.64 no.12
• /
• pp.1737-1741
• /
• 2015

A multi-channel CMOS transimpedance amplifier(TIA) array is realized in a $0.18-{\mu}m$ CMOS technology for the applications of panoramic scan LADAR systems. Each channel consists of a PIN photodiode and a feed-forward TIA that exploits an inverter input stage followed by a feed-forward common-source amplifier so as to achieve lower noise and higher gain than a conventional voltage-mode inverter TIA. Measured results demonstrate that each channel achieves $76-dB{\Omega}$ transimpedance gain, 720-MHz bandwidth, and -20.5-dBm sensitivity for $10^{-9}$ BER. Also, a single channel dissipates the power dissipation of 30 mW from a single 1.8-V supply, and shows less than -33-dB crosstalk between adjacent channels.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.3
• /
• pp.274-286
• /
• 2016

This paper presents a 4-channel multi-rate vertical-cavity surface-emitting laser (VCSEL) driver. In order to keep the output power constant with respect to the process, voltage, temperature (PVT) variations, this research proposes automatic power and magnitude. For the fast settling time, the high-speed 10-bit time-interleaved Flash-successive approximation analog to digital converter (Flash-SAR ADC) is proposed and shared for automatic power and magnitude calibration to reduce the die area and power consumption. This chip is fabricated using $0.13-{\mu}m$ CMOS technology and the die area is $4.2mm^2$. The power consumption is 117.84 mW per channel from a 3.3 V supply voltage at 10 Gbps. The measured resolution of bias /modulation current for APC/AMC is 0.015 mA.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.07a
• /
• pp.80-83
• /
• 2003

In this paper, the programming characteristics of the multi-bit devices based on SONOS structure are investigated. Our devices have been fabricated by $0.35\;{\mu}m$ complementary metal-oxide-semiconductor (CMOS) process with LOCOS isolation. In order to achieve the two-bits per cell operation, charges must be locally trapped in the nitride layer above the channel near the junction. Channel hot electron (CHE) injection for programming can operate in multi-bit using localized trap in nitride film. CHE injection in our devices is achieved with the single power supply of 5 V. To demonstrate CHE injection, substrate current (Isub) and one-shot programming curve were investigated. The multi-bit operation which stores two-bit per cell is investigated with a reverse read scheme. Also, hot hole injection for fast erasing is used. Due to the ultra-thin gate dielectrics, our results show many advantages which are simpler process, better scalability and lower programming voltage compared to any other two-bit storage flash memory. This fabricated structure and programming characteristics are shown to be the most promising for the multi-bit flash memory.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.9 no.2
• /
• pp.104-109
• /
• 2009

At a lower supply voltage, voltage-mode drivers draw less current than current-mode drivers. In this paper, we newly propose a voltage-mode driver with an additional current path that reduces the output voltage swing without the need for complicated additional circuitry, compared to conventional voltage-mode drivers. The prototype driver is fabriccated in a 0.13-$^{\mu}m$ CMOS technology and used to transmit data streams at the rate of 2.5 Gb/s. Deemphasis is also implemented for the compensation of channel attenuation. With a 1.2-V supply, it dissipates 8.0 mA for a 400-mV output voltage swing.

• Proceedings of the KIEE Conference
• /
• 2005.07d
• /
• pp.2983-2985
• /
• 2005

There are many factors to degrade the performance of power-line communication systems such as multi-path fading, attenuation, colored and impulsive noise, and interference. Most of all, impulsive noise is generated by switching operation of many power supply units and equipments, and it causes both burst error and random error as the pattern of generation. In this paper, the variations of performance for RS convolutional concatenated coded system are simulated and analysed with the several parameters over impulsive noise channel.

• Proceedings of the IEEK Conference
• /
• 2002.07b
• /
• pp.1312-1315
• /
• 2002

This research describes the design of a fully integrated fractional-N frequency synthesizer intended for the local oscillator in IMT-2000 system using 0.18-$\mu\textrm{m}$ CMOS technology and 1.8-V single power supply. The designed fractional-N synthesizer contains following components. Modified charge pump uses active cascode transistors to achieve the high output impedance. A multi-modulus prescaler has modified ECL-like D flip-flop with additional diode-connected transistors for short transient time and high frequency operation. And phase-frequency detector, integrated passive loop filter, LC-tuned VCO having a tuning range from 1.584 to 2.4 ㎓ at 1.8-V power supply, and higher-order sigma-delta modulator are contained. Finally, designed frequency synthesizer provides 5 ㎒ channel spacing with -122.6 dBc/Hz at 1 ㎒ in the WCDMA band and total output power is 28 mW.