• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.406-406
• /
• 2016

To get high efficiency n-type crystalline silicon solar cells, passivation is one of the key factor. Tunnel oxide (SiO2) reduce surface recombination as a passivation layer and it does not constrict the majority carrier flow. In this work, the passivation quality enhanced by different chemical solution such as HNO3, H2SO4:H2O2 and DI-water to make thin tunnel oxide layer on n-type crystalline silicon wafer and changes of characteristics by subsequent annealing process and firing process after phosphorus doped amorphous silicon (a-Si:H) deposition. The tunneling of carrier through oxide layer is checked through I-V measurement when the voltage is from -1 V to 1 V and interface state density also be calculated about $1{\times}1012cm-2eV-1$ using MIS (Metal-Insulator-Semiconductor) structure . Tunnel oxide produced by 68 wt% HNO3 for 5 min on $100^{\circ}C$, H2SO4:H2O2 for 5 min on $100^{\circ}C$ and DI-water for 60 min on $95^{\circ}C$. The oxide layer is measured thickness about 1.4~2.2 nm by spectral ellipsometry (SE) and properties as passivation layer by QSSPC (Quasi-Steady-state Photo Conductance). Tunnel oxide layer is capped with phosphorus doped amorphous silicon on both sides and additional annealing process improve lifetime from $3.25{\mu}s$ to $397{\mu}s$ and implied Voc from 544 mV to 690 mV after P-doped a-Si deposition, respectively. It will be expected that amorphous silicon is changed to poly silicon phase. Furthermore, lifetime and implied Voc were recovered by forming gas annealing (FGA) after firing process from $192{\mu}s$ to $786{\mu}s$. It is shown that the tunnel oxide layer is thermally stable.

• 전기의세계
• /
• v.28 no.4
• /
• pp.53-63
• /
• 1979

Interface recombination velocity in $Al_{x}$G $a_{1-x}$ As-GaAs and $Al_{0.85}$, G $a_{0.15}$ As-GaA $s_{1-y}$S $b_{y}$ heterojunction systems is studied as a function of lattice mismatch. The results are applied to the design of highly efficient III-V heterojunction solar cells. A horizontal liquid-phase epitaxial growth system was used to prepare p-p-p and p-p-n $Al_{x}$G $a_{1-x}$ As-GaA $s_{1-y}$S $b_{y}$-A $l_{x}$G $a_{1-x}$ As double heterojunction test samples with specified values of x and y. Samples were grown at each composition, with different GaAs and GaAs Sb layer thicknesses. A method was developed to obtain the lattice mismatch and lattice constants in mixed single crystals grown on (100) and (111)B oriented GaAs substrates. In the AlGaAs system, elastic lattice deformation with effective Poisson ratios .mu.$_{eff}$ (100=0.312 and .mu.$_{eff}$ (111B) =0.190 was observed. The lattice constant $a_{0}$ (A $l_{x}$G $a_{1-x}$ As)=5.6532+0.0084x.angs. was obtained at 300K which is in good Agreement with Vegard's law. In the GaAsSb system, although elastic lattice deformation was observed in (111) B-oriented crystals, misfit dislocations reduced the Poisson ratio to zero in (100)-oriented samples. When $a_{0}$ (GaSb)=6.0959 .angs. was assumed at 300K, both (100) and (111)B oriented GaAsSb layers deviated only slightly from Vegard's law. Both (100) and (111)B zero-mismatch $Al_{0.85}$ G $a_{0.15}$As-GaA $s_{1-y}$S $b_{y}$ layers were grown from melts with a weight ratio of $W_{sb}$ / $W_{Ga}$ =0.13 and a growth temperature of 840 to 820 .deg.C. The corresponding Sb compositions were y=0.015 and 0.024 on (100) and (111)B orientations, respectively. This occurs because of a fortuitous in the Sb distribution coefficient with orientation. Interface recombination velocity was estimated from the dependence of the effective minority carrier lifetime on double-heterojunction spacing, using either optical phase-shift or electroluminescence timedecay techniques. The recombination velocity at a (100) interface was reduced from (2 to 3)*10$^{4}$ for y=0 to (6 to 7)*10$^{3}$ cm/sec for lattice-matched $Al_{0.85}$G $a_{0.15}$As-GaA $s_{0.985}$S $b_{0.015}$ Although this reduction is slightly less than that expected from the exponential relationship between interface recombination velocity and lattice mismatch as found in the AlGaAs-GaAs system, solar cells constructed from such a combination of materials should have an excellent spectral response to photons with energies over the full range from 1.4 to 2.6 eV. Similar measurements on a (111) B oriented lattice-matched heterojunction produced some-what larger interface recombination velocities.ities.ities.s.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07a
• /
• pp.292-295
• /
• 2004

The SIT was introduced by Nishizawa. in 1972. When compared with high-voltage, power bipolar junction transistors, SITs have several advantages as power switching devices. They have a higher input impedance than do bipolar transistors and a negative temperature coefficient for the drain current that prevents thermal runaway, thus allowing the coupling of many devices in parallel to increase the current handling capability. Furthermore, the SIT is majority carrier device with a higher inherent switching speed because of the absence of minority carrier recombination, which limits the speed of bipolar transistors. This also eliminates the stringent lifetime control requirements that are essential during the fabrication of high-speed bipolar transistors. This results in a much larger safe operating area(SOA) in comparison to bipolar transistors. In this paper, vertical SIT structures are proposed to improve their electrical characteristics including the blocking voltage. Besides, the two dimensional numerical simulations were carried out using ISE-TCAD to verify the validity of the device and examine the electrical characteristics. A trench gate region oxide power SIT device is proposed to improve forward blocking characteristics. The proposed devices have superior electrical characteristics when compared to conventional device. Consequently, the fabrication of trench oxide power SIT with superior stability and electrical characteristics is simplified.