• 제목/요약/키워드: Metal oxide semiconductor

검색결과 715건 처리시간 0.026초

채널구조와 바이어스 조건에 따른 Si0.8Ge0.2 pMOSFET의 저주파잡음 특성 (Low-frequency Noise Characteristics of Si0.8Ge0.2 pMOSFET Depending upon Channel Structures and Bias Conditions)

  • 최상식;양현덕;김상훈;송영주;이내응;송종인;심규환
    • 한국전기전자재료학회논문지
    • /
    • 제19권1호
    • /
    • pp.1-6
    • /
    • 2006
  • High performance $Si_{0.8}Ge_{0.2}$ heterostructure metal-oxide-semiconductor field effect transistors (MOSFETs) were fabricated using well-controlled delta-doping of boron and $Si_{0.8}Ge_{0.2}$/Si heterostructure epitaxal layers grown by reduced pressure chemical vapor deposition. In this paper, we report 1/f noise characteristics of the SiGe pMOSFETs measured under various bias conditions of the gate and drain voltages changing in linear operation regions. From the noise spectral density, we found that the gate and drain voltage dependence of the noise represented same features, as usually scaled with $f^{-1}$ However, 1/f noise was found to be much lower in the device with boron delta-doped layer, by a factor of $10^{-1}_10^{-2}$ in comparison with the device fabricated without delta-doped layer. 1/f noise property of delta-doped device looks important because the device may replace bipolar transistors most commonly embedded in high-frequency oscillator circuits.

Capacitance-voltage Characteristics of MOS Capacitors with Ge Nanocrystals Embedded in HfO2 Gate Material

  • Park, Byoung-Jun;Lee, Hye-Ryeong;Cho, Kyoung-Ah;Kim, Sang-Sig
    • 한국전기전자재료학회논문지
    • /
    • 제21권8호
    • /
    • pp.699-705
    • /
    • 2008
  • Capacitance versus voltage (C-V) characteristics of Ge-nanocrystal (NC)-embedded metal-oxide-semiconductor (MOS) capacitors with $HfO_2$ gate material were investigated in this work. The current versus voltage (I-V) curves obtained from Ge-NC-embedded MOS capacitors fabricated with the $NH_3$ annealed $HfO_2$ gate material reveal the reduction of leakage current, compared with those of MOS capacitors fabricated with the $O_2$ annealed $HfO_2$ gate material. The C-V curves of the Ge-NC-embedded MOS capacitor with $HfO_2$ gate material annealed in $NH_3$ ambient exhibit counterclockwise hysteresis loop of about 3.45 V memory window when bias voltage was varied from -10 to + 10 V. The observed hysteresis loop indicates the presence of charge storages in the Ge NCs caused by the Fowler-Nordheim (F-N) tunneling. In addition, capacitance versus time characteristics of Ge-NC-embedded MOS capacitors with $HfO_2$ gate material were analyzed to investigate their retention property.

Design and Evaluation of Cascode GaN FET for Switching Power Conversion Systems

  • Jung, Dong Yun;Park, Youngrak;Lee, Hyun Soo;Jun, Chi Hoon;Jang, Hyun Gyu;Park, Junbo;Kim, Minki;Ko, Sang Choon;Nam, Eun Soo
    • ETRI Journal
    • /
    • 제39권1호
    • /
    • pp.62-68
    • /
    • 2017
  • In this paper, we present the design and characterization analysis of a cascode GaN field-effect transistor (FET) for switching power conversion systems. To enable normally-off operation, a cascode GaN FET employs a low breakdown voltage (BV) enhancement-mode Si metal-oxide-semiconductor FET and a high-BV depletion-mode (D-mode) GaN FET. This paper demonstrates a normally-on D-mode GaN FET with high power density and high switching frequency, and presents a theoretical analysis of a hybrid cascode GaN FET design. A TO-254 packaged FET provides a drain current of 6.04 A at a drain voltage of 2 V, a BV of 520 V at a drain leakage current of $250{\mu}A$, and an on-resistance of $331m{\Omega}$. Finally, a boost converter is used to evaluate the performance of the cascode GaN FET in power conversion applications.

유동형 미세 열유속 센서의 설계 (Design of The Micro Fluidic Heat Flux Sensor)

  • 김정균;조성천;이선규
    • 한국정밀공학회지
    • /
    • 제26권11호
    • /
    • pp.138-145
    • /
    • 2009
  • A suspended membrane micro fluidic heat flux sensor that is able to measure the heat flow rate was designed and fabricated by a complementary-metal-oxide-semiconductor-compatible process. The combination of a thirty-junction gold and nickel thermoelectric sensor with an ultralow noise preamplifier, low pass filter, and lock-in amp has enabled the resolution of 50 nW power and provides the sensitivity of $11.4\;mV/{\mu}W$. The heater modulation method was used to eliminate low frequency noises from sensor output. It is measured with various heat flux fluid of DI-water to test as micro fluidic application. In order to estimate the heat generation of samples from the output measurement of a micro fluidic heat-flux sensor, a methodology for modeling and simulating electro-thermal behavior in the micro fluidic heat-flux sensor with integrated electronic circuit is presented and validated. The electro-thermal model was constructed by using system dynamics, particularly the bond graph. The electro-thermal system model in which the thermal and the electrical domain are coupled expresses the heat generation of samples converts thermal input to electrical output. The proposed electro-thermal system model shows good agreement with measured output voltage response in transient state and steady-state.

자기조립 단분자막을 이용한 MOSFET형 단백질 센서의 제작 및 특성 (Fabrication and Characteristics of MOSFET Protein Sensor Using Nano SAMs)

  • 한승우;박근용;김민석;김홍석;배영석;최시영
    • 센서학회지
    • /
    • 제13권2호
    • /
    • pp.90-95
    • /
    • 2004
  • Protein and gene detection have been growing importance in medical diagnostics. Field effect transistor (FET) - type biosensors have many advantages such as miniaturization, standardization, and mass-production. In this work, we have fabricated metal-oxide-semiconductor (MOS) FET that operates as molecular recognitions based electronic sensor. Measurements were taken with the devices under phosphate buffered saline solution. The drain current ($I_{D}$) was decreased after forming self-assembled mono-layers (SAMs) used to capture the protein, which resulted from the negative charges of SAMs, and increased after forming protein by 11.5% at $V_{G}$ = 0 V due to the positive charges of protein.

디지털 방사선 투과영상의 식별도 평가 연구 (The Study on Image Sensitivity Evaluation For Digital Radiography Image)

  • 박상기;이영호
    • 동력기계공학회지
    • /
    • 제12권6호
    • /
    • pp.70-77
    • /
    • 2008
  • The purpose of this study is to compare the quality of digital radiography image with that of classical film images for welded structure in power plants. The CMOS(Complementary Metal Oxide Semiconductor) flat panel detecter and Agfa D5 film are used to image flaw specimens respectively. In the test, CMOS flat panel detector has been determined to have a better image than that of film image. In the IQI(Image Quality Indicator) transmission test, one or two more line can be seen in digital image than in film image. Digital Radiography Test enabled to successfully detect all defects on the weld specimens fabricated with real reheat stem pipe and boiler tube as well. In the specific comparison test, Digital radiography test detected micro flaws in the size of 0.5 mm in length by 0.5 mm in depth. However, film test has limited it to 1.0 mm in length by 1.0 mm in depth. As a result of this study, digital radiography technology is estimated well enough to perform the inspection in the industry with far more cost effective way, compared to the classical film test.

  • PDF

이온 주입된 프로파일의 3-D의 해석적인 모델에 관한 연구 (A Study on 3-D Analytical Model of Ion Implanted Profile)

  • 정원채;김형민
    • 한국전기전자재료학회논문지
    • /
    • 제25권1호
    • /
    • pp.6-14
    • /
    • 2012
  • For integrated complementary metal oxide semiconductor (CMOS) circuits, the lateral spread for two-dimensional (2-D) impurity distributions are very important for the analyzing the devices. The measured two-dimensional SEM data obtained using the chemical etching-method matched very well with the results of the Gauss model for boron implanted samples. But the profiles in boron implanted silicon were deviated from the Gauss model. The profiles in boron implanted silicon were shown a little bit steep profile in the deep region due to backscattering effect on the near surface from the bombardments of light boron ions. From the simulated 3-D data obtained using an analytical model, the 1-D and 2-D data were compared with the experimental data and could be verified the justification from the experimental data. The data of 3-D model were also shown good agreements with the experimental and the simulated data. It can be used in the 3-D chip design and the analysis of microelectro-mecanical system (MEMS) and special devices.

산업 파워 모듈용 900 V MOSFET 개발 (Development of 900 V Class MOSFET for Industrial Power Modules)

  • 정헌석
    • 한국전기전자재료학회논문지
    • /
    • 제33권2호
    • /
    • pp.109-113
    • /
    • 2020
  • A power device is a component used as a switch or rectifier in power electronics to control high voltages. Consequently, power devices are used to improve the efficiency of electric-vehicle (EV) chargers, new energy generators, welders, and switched-mode power supplies (SMPS). Power device designs, which require high voltage, high efficiency, and high reliability, are typically based on MOSFET (metal-oxide-semiconductor field-effect transistor) and IGBT (insulated-gate bipolar transistor) structures. As a unipolar device, a MOSFET has the advantage of relatively fast switching and low tail current at turn-off compared to IGBT-based devices, which are built on bipolar structures. A superjunction structure adds a p-base region to allow a higher yield voltage due to lower RDS (on) and field dispersion than previous p-base components, significantly reducing the total gate charge. To verify the basic characteristics of the superjunction, we worked with a planar type MOSFET and Synopsys' process simulation T-CAD tool. A basic structure of the superjunction MOSFET was produced and its changing electrical characteristics, tested under a number of environmental variables, were analyzed.

CMOS 공정을 이용한 온도 센서 회로의 설계 (A Design of Temperature Sensor Circuit Using CMOS Process)

  • 최진호
    • 한국정보통신학회논문지
    • /
    • 제13권6호
    • /
    • pp.1117-1122
    • /
    • 2009
  • 본 논문에서는 온도 센서 및 온도 측정을 위한 제어회로를 설계하였다. 설계된 회로는 기존의 방법들과는 달리 일반적인 CMOS(Complementary Metal Oxide Semiconductor) 공정에서 추가 공정없이 제작 가능하도록 설계하였으며, 온도는 디지털 값으로 출력 되도록 구성하였다. 설계되어진 회로는 5volts 공급전압을 사용하였으며, 0.5${\mu}m$ CMOS 공정을 사용하였다. 온도 측정을 위한 회로는 PWM(Pulse Width Modulation) 제어회로, VCO(Voltage controlled oscillator), 카운터 그리고 레지스터로 구성되어 있다. PWM 제어회로의 동작 주파수는 23kHz 이며, VCO의 동작 주파수는 416kHz, 1MHz, 2MHz를 사용하였다. 회로의 동작은 SPICE(Simulation Program with Integrated Circuit Emphasis)를 사용하여 확인 하였다.

SONOS 구조를 갖는 멀티 비트 소자의 프로그래밍 특성 (Programming Characteristics of the multi-bit devices based on SONOS structure)

  • 안호명;김주연;서광열
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2003년도 하계학술대회 논문집 Vol.4 No.1
    • /
    • pp.80-83
    • /
    • 2003
  • In this paper, the programming characteristics of the multi-bit devices based on SONOS structure are investigated. Our devices have been fabricated by $0.35\;{\mu}m$ complementary metal-oxide-semiconductor (CMOS) process with LOCOS isolation. In order to achieve the two-bits per cell operation, charges must be locally trapped in the nitride layer above the channel near the junction. Channel hot electron (CHE) injection for programming can operate in multi-bit using localized trap in nitride film. CHE injection in our devices is achieved with the single power supply of 5 V. To demonstrate CHE injection, substrate current (Isub) and one-shot programming curve were investigated. The multi-bit operation which stores two-bit per cell is investigated with a reverse read scheme. Also, hot hole injection for fast erasing is used. Due to the ultra-thin gate dielectrics, our results show many advantages which are simpler process, better scalability and lower programming voltage compared to any other two-bit storage flash memory. This fabricated structure and programming characteristics are shown to be the most promising for the multi-bit flash memory.

  • PDF