• Title/Summary/Keyword: Maximum Power Point Traking(MPPT)

Search Result 2, Processing Time 0.015 seconds

Maximum Power Point Tracking using Double Fuzzy Logic Controller for Grid-connected Photovoltaic System (PSCAD/EMTDC를 이용한 계통연계형 태양광발전시스템의 MPPT제어를 위한 Double Fuzzy 제어기 설계에 관한 연구)

  • Kim, Kyu-Han;Kim, Hyung-Su;Park, June-Ho
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.60 no.3
    • /
    • pp.471-478
    • /
    • 2011
  • This paper proposes a method of maximum power point tracking (MPPT) using fuzzy logic control for grid-connected photovoltaic systems (PV). First, for the purpose of comparison, because of its proven and good performances, the incremental conductance (IncCond) technique is briefly introduced. A double fuzzy logic controller (DFLC) based MPPT is then proposed which has shown better performances compared to the IncCond MPPT based approach. Modeling and Simulation in grid-connected PV system results are provided for both controllers under same atmospheric condition based PSCAD/EMTDC. The double fuzzy logic MPPT controller is then simulated and evaluated, which has shown better performances.

Design of a Thermal Energy Harvesting Circuit With MPPT Control (MPPT 기능을 갖는 열전 에너지 하베스팅 회로)

  • Kim, Su-jin;Park, Kum-young;Yoon, Eun-jung;Oh, Won-seok;Yu, chong-gun
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.255-258
    • /
    • 2012
  • In this paper, with a thermoelectric device using the seebeck effect which generates electromotive force by temperature difference generates electric energy an energy harvesting circuit using MPPT(Maximun Power Point Traking) control is designed. After periodically sampling the open voltage of the thermoelectric device, the 1/2 voltage of open voltage which in a maximum power point is maintained through MPPT control circuit and harvested energy from thermoelectric device is delivered to load through a switch. The proposed thermal energy harvesting circuit is designed with $0.35{\mu}m$ CMOS process and the chip area excluding pads is $1168.7{\mu}m{\times}541.3{\mu}m$.

  • PDF