• Proceedings of the Korean Information Science Society Conference
• /
• 2004.10b
• /
• pp.805-807
• /
• 2004

본 논문에서는 기존 MRMC와 다중후보와 인접블록을 이용한 시공간적 방법을 사용하여 MRMCS3와 MRMCS4를 구하여 나타내었다. 실험 결과 움직임 적은 영상에서는 4 레벨인 MRMCS4가 우수하고 움직임 큰 경우에는 3 레벨인 MRMCS3가 더 좋은 성능을 나타내었다. 제안한 다중해상도 방법이 기존방법에 비해 움직임이 적은 경우 PSNR에 있어서 0.01 - 0.35(㏈)정도 개선되었고, 또한 탐색 속도에 있어서도 10%정도 성능 향상을 나타내었다.

• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 2009.01a
• /
• pp.71-75
• /
• 2009

In this paper, we present a real-time method to detect moving objects in a rotating and zooming camera. It is useful for camera surveillance of fixed but rotating camera, camera on moving car, and so on. We first compensate the global motion, and then exploit the displaced frame difference (DFD) to find the block-wise boundary. For robust detection, we propose a kind of image to combine the detections from consecutive frames. We use the block-wise detection to achieve the real-time speed, except the pixel-wise DFD. In addition, a fast block-matching algorithm is proposed to obtain local motions and then global affine motion. In the experimental results, we demonstrate that our proposed algorithm can handle the real-time detection of common object, small object, multiple objects, the objects in low-contrast environment, and the object in zooming camera.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.25 no.4B
• /
• pp.771-782
• /
• 2000

In this paper, an H.263 video codec is implemented by adopting the concept of hardware and software co-design. Each module of the codec is investigated to find which approach between hardware and software is better to achieve real-time processing speed as well as flexibility. The hardware portion includes motion-related engines, such as motion estimation and compensation, and a memory control part. The remaining portion of theH.263 video codec is implemented in software using a RISC processor. This paper also introduces efficient design methods for hardware and software modules. In hardware, an area-efficient architecture for the motion estimator of a multi-resolution block matching algorithm using multiple candidates and spatial correlation in motion vector fields (MRMCS), is suggested to reduce the chip size. Software optimization techniques are also explored by using the statistics of transformed coefficients and the minimum sum of absolute difference (SAD)obtained from the motion estimator.