• KIPS Transactions on Computer and Communication Systems
• /
• v.3 no.5
• /
• pp.129-140
• /
• 2014

BIST(Built-in self test) is to detect various faults of the existing memory and BIRA(Built-in redundancy analysis) is to repair detected faults by allotting spare. Also, BISR(Built-in self repair) which integrates BIST with BIRA, can enhance the whole memory's yield. However, the previous methods were suggested for RAM and are difficult to diagnose disturbance that is NAND-type flash memory's intrinsic fault when used for the NAND-type flash memory with different characteristics from RAM's memory structure. Therefore, this paper suggests a BISD(Built-in self diagnosis) to detect disturbance occurring in the NAND-type flash memory and to diagnose the location of fault, and BISR to repair faulty blocks.

• Korean Journal of Cognitive Science
• /
• v.21 no.2
• /
• pp.359-386
• /
• 2010

In order to evaluate the domain-specific model and process-specific model of spatial and nonspatial working memory (WM), this study manipulated the memory load of the delayed response task and examined how the neural correlates of memory load effect was influenced by the stimulus domain (face and location) at the maintenance stage of WM using an event-related fMRI experiment. One or three face stimuli were presented as target stimuli and participants were asked to maintain the face itself (face WM) or the location of face stimuli (spatial WM). The results of recognition judgment accuracy showed no difference between face WM and spatial WM, and showed equivalent memory load effects of both WM. As a result of brian image analysis, memory load effect at maintenance stage showed that inferior, middle, and superior PFC were recruited by both face WM and spatial WM, and showed that VLPFC was the commonly activated area by both WM, supporting functional specialization of PFC by process components of WM. This study provides evidence for process-specific model in which maintenance of WM is associated with VLPFC.

• The Transactions of the Korea Information Processing Society
• /
• v.7 no.7
• /
• pp.2219-2228
• /
• 2000

Caches in a multiprocessing environment introduce the cache coherence problem. When multiple processors maintain locally cached copies of a unique shared-memory location, any local modification of the location can result in a globally inconsistent view of memory. Cache coherence protocols are important to operate a shared-memory multiprocessor system with efficiency and correctness. Since random testing and simulations are not enough to validate correctness of protocols, it is necessary to develop efficient and reliable verification methods. In this appear we present our experience in using VIS (Verification Interacting with Synthesis), a tool of formal method, to analyze a number of property of a cache coherence protocol, RACE (Remote Access Cache coherent Enforcement).

• Proceedings of the KSRS Conference
• /
• 2005.10a
• /
• pp.659-662
• /
• 2005

Recently, the need for LBS (Location Based Services) is increasing with the rapid growth of the location measurement units, mobile devices, and communication technologies. Especially, wireless carriers are concentrating on LBS since it is regarded as so-called 'killer application' among wireless data services. Although LBS give us convenience and useful information, its use also raises privacy issues. There are quite possibilities that the people's locations are tracked by location measurement units while people do not recognize the existence of the units. To protect a person's location information, lawful and technical aspects should be considered. In this paper, we explain issues, regulations, standards, and platforms related to the protection of the location information. Finally, we suggest the architecture of a platform complying with the regulations and standards. It considers various issues not covered in other studies.

• ETRI Journal
• /
• v.35 no.1
• /
• pp.166-169
• /
• 2013

In this letter, we propose a data randomization scheme for endurance and interference mitigation of deeply-scaled multilevel flash memory. We address the relationships between data patterns and the raw bit error rate. An on-chip pseudorandom generator composed of an address-based seed location decoder is developed and evaluated with respect to uniformity. Experiments performed with 2x-nm and 4x-nm NAND flash memory devices illustrate the effectiveness of our scheme. The results show that the error rate is reduced up to 86% compared to that of a conventional cycling scheme. Accordingly, the endurance phenomenon can be mitigated through analysis of interference that causes tech shrinkage.

• Journal of Korea Society of Digital Industry and Information Management
• /
• v.17 no.4
• /
• pp.53-62
• /
• 2021

Deep learning models such as convolutional neural networks and recurrent neual networks process a huge amounts of data, so they require a lot of storage and consume a lot of time and power due to memory access. Recently, research is being conducted to reduce memory usage and access by compressing data using the feature that many of deep learning data are highly sparse and localized. In this paper, we propose a compression-decompression method of storing only the non-zero data and the location information of the non-zero data excluding zero data. In order to make the location information of non-zero data, the matrix data is divided into sections uniformly. And whether there is non-zero data in the corresponding section is indicated. In this case, section division is not executed only once, but repeatedly executed, and location information is stored in each step. Therefore, it can be properly compressed according to the ratio and distribution of zero data. In addition, we propose a hardware structure that enables compression and decompression without complex operations. It was designed and verified with Verilog, and it was confirmed that it can be used in hardware deep learning accelerators.

• Journal of the Semiconductor & Display Technology
• /
• v.18 no.4
• /
• pp.57-61
• /
• 2019

Nowadays, portable digital cameras such as smart phone cameras are being popularly used for entertainment and visual information recording. Given a database of geo-tagged images, a visual location recognition system can determine the place depicted in a query photo. One of the most common visual location recognition approaches is the bag-of-words method where local image features are clustered into visual words. In this paper, we propose a new bag-of-words-based visual location recognition algorithm using time-series streetview database. The proposed algorithm selects only a small subset of image features which will be used in image retrieval process. By reducing the number of features to be used, the proposed algorithm can reduce the memory requirement of the image database and accelerate the retrieval process.

• ETRI Journal
• /
• v.37 no.6
• /
• pp.1087-1095
• /
• 2015

Mobility management is important in mobile cellular networks. In this study, we considered an enhanced location-based registration (ELR) method. In the ELR method, even when a mobile phone enters a cell to find that the cell is already on its list (of visited cells) and then updates its main counter, it does not remove any cells from the list (memory space permitting), which gives better performance than the location-based registration (LR) method. However, the location registration cost of the ELR method is still high, and there is a lot of room for improvement with regards to this matter. We now propose an improved version of the ELR method; namely, the improved ELR (iELR). In the iELR method, when a mobile phone enters a cell to find that the cell counter value is less than the main counter value, or when a mobile phone enters a cell to register its location, it updates the main counter and the cell counter values as much as possible to reduce the future need for registrations. We show that our proposed iELR method provides better performance than the ELR method.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.26 no.9
• /
• pp.1787-1794
• /
• 2002

TiNi alloy fiber was used to solve the problem of the tensile residual stress as the reinforced material. TiNi alloy fiber improves the tensile strength of composite by occurring compressive residual stress in the matrix using shape memory effect. In order to generate compressive residual stress in TiNi/Al6061 shape memory alloy(SMA) composite, 1, 3 and 5% pre-strains were applied to the composite in advance. It was also evaluated the effect of compressive residual stress corresponding to the pre-strain variation and the volume fraction of TiNi alloy. AE technique was used to clarify the microscopic damage behavior at high temperature and the effect of pre-strain in TiNi/Al6061 SMA composite. The results of the microscopic damage evaluation of TiNi/Al6061 SMA composite under various pre-strain using AE technique can be divided into three stage corresponding to the AE signals. AE counts and events were useful parameters to evaluate the fracture mechanism according to the variation of pre-strain. In addition, two dimensional AE source location technique was applied for monitoring the crack initiation and propagation in composite.

• Journal of KIISE:Databases
• /
• v.37 no.6
• /
• pp.292-299
• /
• 2010

Recently, as flash memory is used as digital storage devices, necessity for digital forensics is growing in a flash memory area for digital evidence analysis. For this purpose, it is important to recover crashed files stored on flash memory efficiently. However, it is inefficient to apply the hard disk based file recovery techniques to flash memory, since hard disk and flash memory have different characteristics, especially flash memory being unable to in-place update. In this paper, we propose a flash-aware file recovery technique for digital forensics. First, we propose an efficient search technique to find all crashed files. This uses meta-data maintained by FTL(Flash Translation Layer) which is responsible for write operation in flash memory. Second, we advise an efficient recovery technique to recover a crashed file which uses data location information of the mapping table in FTL. Through diverse experiments, we show that our file recovery technique outperforms the hard disk based technique.