• Title/Summary/Keyword: Level switch

Search Result 396, Processing Time 0.025 seconds

Design of the Noise Margin Improved High Voltage Gate Driver IC for 300W Resonant Half-Bridge Converter (잡음 내성이 향상된 300W 공진형 하프-브리지 컨버터용 고전압 구동 IC 설계)

  • Song, Ki-Nam;Park, Hyun-Il;Lee, Yong-An;Kim, Hyoung-Woo;Kim, Ki-Hyun;Seo, Kil-Soo;Han, Seok-Bung
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.10
    • /
    • pp.7-14
    • /
    • 2008
  • In this paper, we designed the HVIC(High Voltage Gate Driver IC) which has improved noise immunity characteristics and high driving capability. Operating frequency and input voltage range of the designed HVIC is up to 500kHz and 650V, respectively. Noise protection and schmitt trigger circuit is included in the high-side level shifter of designed IC which has very high dv/dt noise immunity characteristic(up to 50V/ns). And also, rower dissipation of high-side level shifter with designed short-pulse generation circuit decreased more that 40% compare with conventional circuit. In addition, designed HVIC includes protection and UVLO circuit to prevent cross-conduction of power switch and sense power supply voltage of driving section, respectively. Protection and UVLO circuit can improve the stability of the designed HVIC. Spectre and Pspice circuit simulator were used to verify the operating characteristics of the designed HVIC.

Improvement of F-GCRA Algorithm for ATM-GFR Service (ATM-GFR 서비스를 위한 F-GCRA 알고리즘 개선)

  • Park, In-Yong
    • The KIPS Transactions:PartC
    • /
    • v.13C no.7 s.110
    • /
    • pp.889-896
    • /
    • 2006
  • ATM Forum has defined a guaranteed frame rate (GFR) service to serve Internet traffic efficiently. The GFR service provides virtual connections (VCs) for minimum cell rate (MCR) guarantees and allows them to fairly share the residual bandwidth. And ATM Forum has recommended a frame-based generic cell rate algorithm (F-GCRA) as a frame classifier, which determines whether an Am cell is eligible to use the guaranteed bandwidth in a frame level. An ATM switch accommodates cells in its buffer or drops them in a frame level according to current buffer occupancy. A FIFO shared buffer has so simple structure as to be feasibly implemented in switches, but has not been able to provide an MCR guarantee for each VC without buffer management based on per-VC accounting. In this paper, we enhance the F-GCRA frame classifier to guarantee an MCR of each VC without buffer management based on per-VC accounting. The enhanced frame classifier considers burstness of TCP traffic caused by congestion control algorithm so as to enable each VC to use its reserved bandwidth sufficiently. In addition, it is able to alleviate the unfairness problem in usage of the residual bandwidth. Simulation results show that the enhanced frame classifier satisfies quality of services (QoSs) of the GFR service for the TCP traffic.

Blocking Intelligent Dos Attack with SDN (SDN과 허니팟 기반 동적 파라미터 조절을 통한 지능적 서비스 거부 공격 차단)

  • Yun, Junhyeok;Mun, Sungsik;Kim, Mihui
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.11 no.1
    • /
    • pp.23-34
    • /
    • 2022
  • With the development of network technology, the application area has also been diversified, and protocols for various purposes have been developed and the amount of traffic has exploded. Therefore, it is difficult for the network administrator to meet the stability and security standards of the network with the existing traditional switching and routing methods. Software Defined Networking (SDN) is a new networking paradigm proposed to solve this problem. SDN enables efficient network management by programming network operations. This has the advantage that network administrators can flexibly respond to various types of attacks. In this paper, we design a threat level management module, an attack detection module, a packet statistics module, and a flow rule generator that collects attack information through the controller and switch, which are components of SDN, and detects attacks based on these attributes of SDN. It proposes a method to block denial of service attacks (DoS) of advanced attackers by programming and applying honeypot. In the proposed system, the attack packet can be quickly delivered to the honeypot according to the modifiable flow rule, and the honeypot that received the attack packets analyzed the intelligent attack pattern based on this. According to the analysis results, the attack detection module and the threat level management module are adjusted to respond to intelligent attacks. The performance and feasibility of the proposed system was shown by actually implementing the proposed system, performing intelligent attacks with various attack patterns and attack levels, and checking the attack detection rate compared to the existing system.

The design of the high efficiency DC-DC Converter with Dynamic Threshold MOS switch (Dynamic Threshold MOS 스위치를 사용한 고효율 DC-DC Converter 설계)

  • Ha, Ka-San;Koo, Yong-Seo;Son, Jung-Man;Kwon, Jong-Ki;Jung, Jun-Mo
    • Journal of IKEEE
    • /
    • v.12 no.3
    • /
    • pp.176-183
    • /
    • 2008
  • The high efficiency power management IC(PMIC) with DTMOS(Dynamic Threshold voltage MOSFET) switching device is proposed in this paper. PMIC is controlled with PWM control method in order to have high power efficiency at high current level. DTMOS with low on-resistance is designed to decrease conduction loss. The control parts in Buck converter, that is, PWM control circuits consist of a saw-tooth generator, a band-gap reference circuit, an error amplifier and a comparator circuit as a block. The Saw-tooth generator is made to have 1.2 MHz oscillation frequency and full range of output swing from ground to supply voltage(VDD:3.3V). The comparator is designed with two stage OP amplifier. And the error amplifier has 70dB DC gain and $64^{\circ}$ phase margin. DC-DC converter, based on Voltage-mode PWM control circuits and low on-resistance switching device, achieved the high efficiency near 95% at 100mA output current. And DC-DC converter is designed with LDO in stand-by mode which fewer than 1mA for high efficiency.

  • PDF

The Effect and Countermeasures of the Vertical Track Settlement Caused by Expand and Contract Behavior of the High-Speed Railway Bridge Girder (고속철도 교량 바닥판의 온도신축작용이 궤도처짐에 미치는 영향과 대책에 관한 연구)

  • Kang, Kee Dong
    • Journal of Korean Society of Steel Construction
    • /
    • v.17 no.6 s.79
    • /
    • pp.673-679
    • /
    • 2005
  • According to continuous welded rails on a bridge, temperature changes bring about the expansion of the bridge deck,adding axial forces on the track. Moreover, the ballast on the bridge deck expansion joint is moved due to the bridge deck. The longer the bridge deck is, the greater the influence will be, loosening the ballast, causing track irregularities, and deteriorating passenger comfort. Considering the structure of the bridge itself and tolerance for track irregularities caused by the loosened ballast on the bridge, the maximum length of the deck should be less than 80 m, which is the same as the standard of French railways. In this study, the interaction between the expansion related to the bridge length and the irregularity in the longitudinal level, referring to measurements and maintenance work performed in high-speed railways, was analyzed. This research shows that the installation of a sliding plate or a vertical ballast stopper is not a good option, since it is difficult. On the other hand, the installation of a ZLR fastener or gluing is easy, but its influence is insignificant. In conclusion, switch tie tamping or manual tamping is more effective than other methods of what?

The Effect of Ionization on Mice Growth and Breeding Performance (이온 정전(靜電)이 생쥐의 성장(成長)과 번식능력(繁殖能力)에 미치는 영향(影響))

  • Lee, Mu-Hwan
    • Journal of Nutrition and Health
    • /
    • v.17 no.4
    • /
    • pp.245-252
    • /
    • 1984
  • The aim of the present experiment was to investigate the effects of anionization on the various stage of mice growth, the feeding level of diets, the switch - over effects, effects of plane of nutrition on growth of mice, the effects of method of ionization on growth of mice and associated breeding performance. Mice in polyethylene cages were placed on vinyl plate charged anion by an Electrical Ionizing Machine. At an early growing stages body weight gains of mice anionized were not different from the unionized group. The dietary intake did not affect significantly the body weight of mice 15- l7g. The growth of mice of 11.5-16.2g was not affected by ionization statistically, but the ionized group increased slightly. The switching over from the untreated to the ionization slightly depressed the ionized mice by 2.4g, the untreated switched over to ionization group by 2.28g as compared with the 3.29g for the untreated during the 4- day - feeding period. Plane of nutrition and ionization did not significantly affect the growth of mice of 7.1-15.8g when mice were fed high - protein and high - carbohydrate diets. The Common Ionization Method was appeared statistically superior to the Overnight - Ionization Method. The growth rate of the offspring of mice ionized prior to conception was found to be normal but the number of progeny was considerablly high.

  • PDF

A Study of Production Technology of Digital Contents upon the Platform Integration : Focusing on Cross - Platform Game (플랫폼 통합에 따른 디지털콘텐츠 제작기술 경향연구 : 크로스 플랫폼게임(Cross-Platform Game) 사례를 중심으로)

  • Han, Chang-Wan
    • Cartoon and Animation Studies
    • /
    • s.14
    • /
    • pp.151-164
    • /
    • 2008
  • Cross platform game has brought about the expansion of game market, which results in technology innovation overcoming the limit of game consumption. The new model integrates both off and online game services. Gamers can now enjoy game service regardless of age, time, and space. If the technology evolution model of digital contents like cross-platform game engine can provide contents for several platform at the same time, the interactive service can be utilized into maximum level. It is also necessary to allocate, switch data as well as to innovate the transmission technology of data according to each platform. Providing the same contents for several platform as many as possible can be the most suitable strategy to enhance the efficiency and profits. However if the interactive service can be accomplished completely, the development of data switching technology and distribution should be made. To be a leader in the next digital contents market, one should develop the network engine technology which can embody the optimization of consumption in the interactive network service.

  • PDF

A Maximum Mechanism of Data Transfer Rate using Parallel Transmission Technology on High Performance Network (고성능 네트워크에서 병렬 전송 기술을 이용한 전송률 극대화 메커니즘)

  • Kim, Young-Shin;Huh, Eui-Nam
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.34 no.9
    • /
    • pp.425-434
    • /
    • 2007
  • Even though Internet backbone speeds have increased in the last few years due to projects like Internet 2 and NGI, many high performance distributed applications are able to achieve only a small fraction of the available bandwidth. The cause of such problem is due to a character of TCP/IP. The primary goal of this protocol is reliable data transmission. Therefore high speed data transmission didn't be considered when TCP/IP is designed. Hence several researchers have been studied in order to solve the problem of TCP/IP. One of these research results, parallel transfer technique, solves this problem to use parallel TCP connections on application level. Additionally, this technique is compatibility. Recently, these researchers have been studied a mechanism to decide the number of parallel TCP connections. However, some researchers reported the number of parallel TCP connection base on only empirical results. Although hardware performance of host affects transmission rate, the hardware performance didn't be considered in their works. Hence, we collect all data related to transmission rate, such as hardware state information (cpu utilization, interrupt, context switch). Then, we analyzed collected data. And, we suggest a new mechanism determining number of parallel TCP connections for maximization of performance based on our analysis.

A Study for Reliability Improvement of Belt Type Door System using FMECA (FMECA 적용을 통한 벨트식 도어시스템 신뢰성 향상에 관한 연구)

  • An, Cheon-Heon;Lee, Do-Sun;Son, Young-Jin;Lee, Hi-Sung
    • Journal of the Korean Society for Railway
    • /
    • v.13 no.1
    • /
    • pp.58-64
    • /
    • 2010
  • As a modem urban train is getting complex in terms of high-technology in its systems and components, the failure management should be performed with scientific and systematic technique. FMEA is a technique to analyze the failure trends of component parts and influences to the higher level system in order to discover the design incompleteness and potential defects, which is for improving reliability. Especially, FMECA (Failure Mode Effects, and Criticality Analysis) is used in case that the criticality that has an immense influence to the system is important. In case of urban train, in its design and manufacturing steps, FMEA is frequently used as an analysis technique to meet the safety objectives and eliminate potential hazards/failures since the concepts of reliability of train is introduced these days. Though, FMEA technique in the maintenances steps lacks in its investigation and applications yet. FMEA is also not applied to the trains operated by Seoul metro in the design and manufacture steps excepts the newest trains. In this paper, through analyzing the failures/maintenance data of the belt-type door systems used in trains operated in Seoul metro Line 1, which is accumulated in RIMS (Rolling-stock Information Maintenance System), FMEA procedures to the belt-type door engines are proposed. Especially, an effort is made, to approach the detailed FMECA procedures to the door magnet valve and switch and door engine devices which vastly influences the customer safety and satisfaction.

Design of a Wide-Frequency-Range, Low-Power Transceiver with Automatic Impedance-Matching Calibration for TV-White-Space Application

  • Lee, DongSoo;Lee, Juri;Park, Hyung-Gu;Choi, JinWook;Park, SangHyeon;Kim, InSeong;Pu, YoungGun;Kim, JaeYoung;Hwang, Keum Cheol;Yang, Youngoo;Seo, Munkyo;Lee, Kang-Yoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.1
    • /
    • pp.126-142
    • /
    • 2016
  • This paper presents a wide-frequency-range, low-power transceiver with an automatic impedance-matching calibration for TV-white-space (TVWS) application. The wide-range automatic impedance matching calibration (AIMC) is proposed for the Drive Amplifier (DA) and LNA. The optimal $S_{22}$ and $S_{11}$ matching capacitances are selected in the DA and LNA, respectively. Also, the Single Pole Double Throw (SPDT) switch is integrated to share the antenna and matching network between the transmitter and receiver, thereby minimizing the systemic cost. An N-path filter is proposed to reject the large interferers in the TVWS frequency band. The current-driven mixer with a 25% duty LO generator is designed to achieve the high-gain and low-noise figures; also, the frequency synthesizer is designed to generate the wide-range LO signals, and it is used to implement the FSK modulation with a programmable loop bandwidth for multi-rate communication. The TVWS transceiver is implemented in $0.13{\mu}m$, 1-poly, 6-metal CMOS technology. The die area of the transceiver is $4mm{\times}3mm$. The power consumption levels of the transmitter and receiver are 64.35 mW and 39.8 mW, respectively, when the output-power level of the transmitter is +10 dBm at a supply voltage of 3.3 V. The phase noise of the PLL output at Band 2 is -128.3 dBc/Hz with a 1 MHz offset.