• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.42 no.3 s.303
• /
• pp.73-82
• /
• 2005

Recently, The wide range of the Internet applications and the related technology developments enabled the ease use of the digital multimedia contents (fixed images, movies, digital audios). However, due to the replay ability which the contents may be easily duplicated and not only the duplicates are capable of providing the same original quality. There are mainly the encipher techniques and the watermarking techniques which are studied and used as solutions for the above problem in order to protect the license holders' rights. To the protection of the IP(Intellectual Property) rights of the owner, digital watermarking is the technique that authenticates the legal copyrighter. This paper proposed the watermarking algorithms to watermark the 256 gray logo image and the color image by applying the wavelet transformation to the color stand-still images. The proposed algorithms conducted the watermark insertion at the LH frequency region among the wavelet transformation regions (LL, LH, HL, HH). The interleaving algorithms which applied in data communication was applied to the watermark. the amount of watermark increased which consequently caused the PSNR to decrease but this might provide the perseverance against the external attacks such as extraction, filtering, and crop.

• Investigative Magnetic Resonance Imaging
• /
• v.10 no.2
• /
• pp.108-116
• /
• 2006

Purpose : High-resolution spiral-scan imaging is performed at 3 Tesla MRI system. Since the gradient waveforms for the spiral-scan imaging have lower slopes than those for the Echo Planar Imaging (EPI), they can be implemented with the gradient systems having lower slew rates. The spiral-scan imaging also involves less eddy currents due to the smooth gradient waveforms. The spiral-scan imaging method does not suffer from high specific absorption rate (SAR), which is one of the main obstacles in high field imaging for rf echo-based fast imaging methods such as fast spin echo techniques. Thus, the spiral-scan imaging has a great potential for the high-speed imaging in high magnetic fields. In this paper, we presented various high-resolution images obtained by the spiral-scan methods at 3T MRI system for various applications. Materials and Methods : High-resolution spiral-scan imaging technique is implemented at 3T whole body MRI system. An efficient and fast higher-order shimming technique is developed to reduce the inhomogeneity, and the single-shot and interleaved spiral-scan imaging methods are developed. Spin-echo and gradient-echo based spiral-scan imaging methods are implemented, and image contrast and signal-tonoise ratio are controlled by the echo time, repetition time, and the rf flip angles. Results : Spiral-scan images having various resolutions are obtained at 3T MRI system. Since the absolute magnitude of the inhomogeneity is increasing in higher magnetic fields, higher order shimming to reduce the inhomogeneity becomes more important. A fast shimming technique in which axial, sagittal, and coronal sectional inhomogeneity maps are obtained in one scan is developed, and the shimming method based on the analysis of spherical harmonics of the inhomogeneity map is applied. For phantom and invivo head imaging, image matrix size of about $100{\times}100$ is obtained by a single-shot spiral-scan imaging, and a matrix size of $256{\times}256$ is obtained by the interleaved spiral-scan imaging with the number of interleaves of from 6 to 12. Conclusion : High field imaging becomes increasingly important due to the improved signal-to-noise ratio, larger spectral separation, and the higher BOLD-based contrast. The increasing SAR is, however, a limiting factor in high field imaging. Since the spiral-scan imaging has a very low SAR, and lower hardware requirements for the implementation of the technique compared to EPI, it is suitable for a rapid imaging in high fields. In this paper, the spiral-scan imaging with various resolutions from $100{\times}100$ to $256{\times}256$ by controlling the number of interleaves are developed for the high-speed imaging in high magnetic fields.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.52 no.5
• /
• pp.51-57
• /
• 2015

In this paper, in order to design the A / D converter with a high resolution of 14 bits or more for the biological signal processing, CMOS delta sigma modulator that is a 1.8V power supply voltage - were designed. we propose a new structure of The fourth order delta-sigma modulator that needs four op amps but we use only two op amps. By using a time -interleaving technique, we can re-construct the circuit and reuse the op amps. Also, we proposed a KT/C noise reduction circuit to reduce the thermal noise from a noisy resistor. We adjust the size of sampling capacitor between sampling time and integrating time, so we can reduce almost a half of KT/C noise. The measurement results of the chip is fabricated using a Magna 0.18um CMOS n-well1 poly 6 metal process. Power consumption is $828{\mu}W$ from a 1.8V supply voltage. The peak SNDR is measured as a 75.7dB and 81.3dB of DR at 1kHz input frequency and 256kHz sampling frequency. Measurement results show that KT/C noise reduction circuit enhance the 3dB of SNDR. FOM of the circuit is calculated to be 142dB and 41pJ / step.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.54 no.5
• /
• pp.24-32
• /
• 2017

In this paper, a low power 4th order delta-sigma modulator was designed with a high resolution of 12 bits or more for the biological signal processing. Using time-interleaving technique, 4th order delta-sigma modulator was designed with one operational amplifier. So power consumption can be reduced to 1/4 than a conventional structure. To operate stably in the big difference between the two capacitor for kT/C noise and chip size, the variable-stage amplifier was designed. In the first phase and second phase, the operational amplifier is operating in a 2-stage. In the third and fourth phase, the operational amplifier is operating in a 1-stage. This was significantly improved the stability of the modulator because the phase margin exists within 60~90deg. The proposed delta-sigma modulator is designed in a standard $0.18{\mu}m$ CMOS n-well 1 poly 6 Metal technology and dissipates the power of $354{\mu}W$ with supply voltage of 1.8V. The ENOB of 11.8bit and SNDR of 72.8dB at 250Hz input frequency and 256kHz sampling frequency. From measurement results FOM1 is calculated to 49.6pJ/step and FOM2 is calculated to 154.5dB.