• Journal of The Korean Society of Agricultural Engineers
• /
• v.49 no.1
• /
• pp.23-33
• /
• 2007

Classification results of rural villages provide useful information about rural village characteristics to select similar villages in rural development project; many researches about regional classification have been practiced. Recently rural amenity was introduced as an alternative for rural development, and rural villages have been surveyed to find potential resources for rural development by 'Rural Amenity Resources Survey Project'. Accumulated information through this survey project could be used to classify rural villages. However existing rural classification method using statistical data is not efficient method to use rural amenity resources information described with text. We introduced Information Bottleneck Method (IBM) based on information theory and implemented this method to classification with rural amenity resources information of Yanggang-myen, Yeongdong-gun in Chungbuk province.

• Journal of KIISE:Computer Systems and Theory
• /
• v.31 no.1_2
• /
• pp.125-134
• /
• 2004

Recently, an on-chip compressed cache system was presented to alleviate the processor-memory Performance gap by reducing on-chip cache miss rate and expanding memory bandwidth. This research Presents an extended on-chip compressed cache system which also significantly expands main memory capacity. Several techniques are attempted to expand main memory capacity, on-chip cache capacity, and memory bandwidth as well as reduce decompression time and metadata size. To evaluate the performance of our proposed system over existing systems, we use execution-driven simulation method by modifying a superscalar microprocessor simulator. Our experimental methodology has higher accuracy than previous trace-driven simulation method. The simulation results show that our proposed system reduces execution time by 4-23% compared with conventional memory system without considering the benefits obtained from main memory expansion. The expansion rates of data and code areas of main memory are 57-120% and 27-36%, respectively.