• Title/Summary/Keyword: InGaAs bulk channel

Search Result 7, Processing Time 0.024 seconds

Electrical Spin Transport in n-Doped In0.53Ga0.47As Channels

  • Park, Youn-Ho;Koo, Hyun-Cheol;Kim, Kyung-Ho;Kim, Hyung-Jun;Han, Suk-Hee
    • Journal of Magnetics
    • /
    • v.14 no.1
    • /
    • pp.23-26
    • /
    • 2009
  • Spin injection from a ferromagnet into an n-doped $In_{0.53}Ga_{0.47}As$ channel was electrically detected by a ferromagnetic detector. At T = 20 K, using non-local and local spin-valve measurements, a non-local signal of $2\;{\mu}V$ and a local spin valve signal of 0.041% were observed when the bias current was 1 mA. The band calculation and Shubnikov-de Haas oscillation measurement in a bulk channel showed that the gate controlled spin-orbit interaction was not large enough to control the spin precession but it could be a worthy candidate for a logic device using spin accumulation and diffusion.

Electrical Characteristics of Enhancement-Mode n-Channel Vertical GaN MOSFETs and the Effects of Sidewall Slope

  • Kim, Sung Yoon;Seo, Jae Hwa;Yoon, Young Jun;Kim, Jin Su;Cho, Seongjae;Lee, Jung-Hee;Kang, In Man
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.3
    • /
    • pp.1131-1137
    • /
    • 2015
  • Gallium nitride (GaN) is a promising material for next-generation high-power applications due to its wide bandgap, high breakdown field, high electron mobility, and good thermal conductivity. From a structure point of view, the vertical device is more suitable to high-power applications than planar devices because of its area effectiveness. However, it is challenging to obtain a completely upright vertical structure due to inevitable sidewall slope in anisotropic etching of GaN. In this letter, we design and analyze the enhancement-mode n-channel vertical GaN MOSFET with variation of sidewall gate angle by two-dimensional (2D) technology computer-aided design (TCAD) simulations. As the sidewall slope gets closer to right angle, the device performances are improved since a gradual slope provides a leakage current path through the bulk region.

Quantum Modeling of Nanoscale Symmetric Double-Gate InAlAs/InGaAs/InP HEMT

  • Verma, Neha;Gupta, Mridula;Gupta, R.S.;Jogi, Jyotika
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.4
    • /
    • pp.342-354
    • /
    • 2013
  • The aim of this work is to investigate and study the quantum effects in the modeling of nanoscale symmetric double-gate InAlAs/InGaAs/InP HEMT (High Electron Mobility Transistor). In order to do so, the carrier concentration in InGaAs channel at gate lengths ($L_g$) 100 nm and 50 nm, are modelled by a density gradient model or quantum moments model. The simulated results obtained from the quantum moments model are compared with the available experimental results to show the accuracy and also with a semi-classical model to show the need for quantum modeling. Quantum modeling shows major variation in electron concentration profiles and affects the device characteristics. The two triangular quantum wells predicted by the semi-classical model seem to vanish in the quantum model as bulk inversion takes place. The quantum effects thus become essential to incorporate in nanoscale heterostructure device modeling.

Effect of negative oxygen ion bombardment on the gate bias stability of InGaZnO

  • Lee, Dong-Hyeok;Kim, Gyeong-Deok;Hong, Mun-Pyo
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2015.08a
    • /
    • pp.160-160
    • /
    • 2015
  • InGaZnO (IGZO) thin-film transistors (TFTs) are very promising due to their potential use in high performance display backplane [1]. However, the stability of IGZO TFTs under the various stresses has been issued for the practical IGZO applications [2]. Up to now, many researchers have studied to understand the sub-gap density of states (DOS) as the root cause of instability [3]. Nomura et al. reported that these deep defects are located in the surface layer of the IGZO channel [4]. Also, Kim et al. reported that the interfacial traps can be affected by different RF-power during RF magnetron sputtering process [5]. It is well known that these trap states can influence on the performances and stabilities of IGZO TFTs. Nevertheless, it has not been reported how these defect states are created during conventional RF magnetron sputtering. In general, during conventional RF magnetron sputtering process, negative oxygen ions (NOI) can be generated by electron attachment in oxygen atom near target surface and accelerated up to few hundreds eV by self-bias of RF magnetron sputter; the high energy bombardment of NOIs generates bulk defects in oxide thin films [6-10] and can change the defect states of IGZO thin film. In this study, we have confirmed that the NOIs accelerated by the self-bias were one of the dominant causes of instability in IGZO TFTs when the channel layer was deposited by conventional RF magnetron sputtering system. Finally, we will introduce our novel technology named as Magnetic Field Shielded Sputtering (MFSS) process [9-10] to eliminate the NOI bombardment effects and present how much to be improved the instability of IGZO TFTs by this new deposition method.

  • PDF

Effect of Negative Oxygen Ions Accelerated by Self-bias on Amorphous InGaZnO Thin Film Transistors

  • Kim, Du-Hyeon;Yun, Su-Bok;Hong, Mun-Pyo
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.466-468
    • /
    • 2012
  • Amorphous InGaZnO (${\alpha}$-IGZO) thin-film transistors (TFTs) are are very promising due to their potential use in thin film electronics and display drivers [1]. However, the stability of AOS-TFTs under the various stresses has been issued for the practical AOSs applications [2]. Up to now, many researchers have studied to understand the sub-gap density of states (DOS) as the root cause of instability [3]. Nomura et al. reported that these deep defects are located in the surface layer of the ${\alpha}$-IGZO channel [4]. Also, Kim et al. reported that the interfacial traps can be affected by different RF-power during RF magnetron sputtering process [5]. It is well known that these trap states can influence on the performances and stabilities of ${\alpha}$-IGZO TFTs. Nevertheless, it has not been reported how these defect states are created during conventional RF magnetron sputtering. In general, during conventional RF magnetron sputtering process, negative oxygen ions (NOI) can be generated by electron attachment in oxygen atom near target surface and accelerated up to few hundreds eV by self-bias of RF magnetron sputter; the high energy bombardment of NOIs generates bulk defects in oxide thin films [6-10] and can change the defect states of ${\alpha}$-IGZO thin film. In this paper, we have confirmed that the NOIs accelerated by the self-bias were one of the dominant causes of instability in ${\alpha}$-IGZO TFTs when the channel layer was deposited by conventional RF magnetron sputtering system. Finally, we will introduce our novel technology named as Magnetic Field Shielded Sputtering (MFSS) process [9-10] to eliminate the NOI bombardment effects and present how much to be improved the instability of ${\alpha}$-IGZO TFTs by this new deposition method.

  • PDF

The Effects of Doping Hafnium on Device Characteristics of $SnO_2$ Thin-film Transistors

  • Sin, Sae-Yeong;Mun, Yeon-Geon;Kim, Ung-Seon;Park, Jong-Wan
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2011.02a
    • /
    • pp.199-199
    • /
    • 2011
  • Recently, Thin film transistors (TFTs) with amorphous oxide semiconductors (AOSs) can offer an important aspect for next generation displays with high mobility. Several oxide semiconductor such as ZnO, $SnO_2$ and InGaZnO have been extensively researched. Especially, as a well-known binary metal oxide, tin oxide ($SnO_2$), usually acts as n-type semiconductor with a wide band gap of 3.6eV. Over the past several decades intensive research activities have been conducted on $SnO_2$ in the bulk, thin film and nanostructure forms due to its interesting electrical properties making it a promising material for applications in solar cells, flat panel displays, and light emitting devices. But, its application to the active channel of TFTs have been limited due to the difficulties in controlling the electron density and n-type of operation with depletion mode. In this study, we fabricated staggered bottom-gate structure $SnO_2$-TFTs and patterned channel layer used a shadow mask. Then we compare to the performance intrinsic $SnO_2$-TFTs and doping hafnium $SnO_2$-TFTs. As a result, we suggest that can be control the defect formation of $SnO_2$-TFTs by doping hafnium. The hafnium element into the $SnO_2$ thin-films maybe acts to control the carrier concentration by suppressing carrier generation via oxygen vacancy formation. Furthermore, it can be also control the mobility. And bias stability of $SnO_2$-TFTs is improvement using doping hafnium. Enhancement of device stability was attributed to the reduced defect in channel layer or interface. In order to verify this effect, we employed to measure activation energy that can be explained by the thermal activation process of the subthreshold drain current.

  • PDF

Analysis Trap and Device Characteristic of Silicon-Al2O3-Nitride-Oxide-Silicon Memory Cell Transistors using Charge Pumping Method (Charge Pumping Method를 이용한 Silicon-Al2O3-Nitride-Oxide-Silicon Flash Memory Cell Transistor의 트랩과 소자)

  • Park, Sung-Soo;Choi, Won-Ho;Han, In-Shik;Na, Min-Gi;Lee, Ga-Won
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.7
    • /
    • pp.37-43
    • /
    • 2008
  • In this paper, the dependence of electrical characteristics of Silicon-$Al_2O_3$-Nitride-Oxide-Silicon (SANOS) memory cell transistors and program/erase (P/E) speed, reliability of memory device on interface trap between Si substrate and tunneling oxide and bulk trap in nitride layer were investigated using charge pumping method which has advantage of simple and versatile technique. We analyzed different SANOS memory devices that were fabricated by the identical processing in a single lot except the deposition method of the charge trapping layer, nitride. In the case of P/E speed, it was shown that P/E speed is slower in the SANOS cell transistors with larger capture cross section and interface trap density by charge blocking effect, which is confirmed by simulation results. However, the data retention characteristics show much less dependence on interface trap. The data retention was deteriorated as increasing P/E cycling number but not coincides with interface trap increasing tendency. This result once again confirmed that interface trap independence on data retention. And the result on different program method shows that HCI program method more degraded by locally trapping. So, we know as a result of experiment that analysis the SANOS Flash memory characteristic using charge pumping method reflect the device performance related to interface and bulk trap.