• The Transactions of the Korean Institute of Power Electronics
• /
• v.12 no.6
• /
• pp.510-516
• /
• 2007

The proposed method offers an improved control method for high power density AC/DC adapter by using more energy efficient electrical equipments. Power factor correction (PFC) topology is based on boost topology with boundary conduction mode (BCM). DC/DC topology is based on half-bridge topology with fixed 50% duty and newly introduced off-time control method, which helps to reduce size of the semiconductor and the magnetic devices. Test results with 85W AC/DC adapter (18.5V/4.6A) design show that the measured efficiency is 90% with power density of $36W/in^3$. It also shows low no load power consumption of about 0.5W.

• Journal of Power Electronics
• /
• v.13 no.1
• /
• pp.113-121
• /
• 2013

This paper introduces a simple core loss calculation method for output filter inductor in pulse width modulation (PWM) DC-AC inverter. Amorphous C-core (AMCC-320) is used to analyze the core loss. In order to measure core loss of the output filter inductor and validate the proposed method, a single-phase half-bridge inverter and a calorimeter are used. By changing switching frequency and modulation index (MI) of the inverter, core loss of the AMCC-320 is measured with the lab-made calorimeter and the results are compared with calculated core loss. The proposed method can be easily extended to other core loss calculation of various converters.

• Journal of Institute of Control, Robotics and Systems
• /
• v.13 no.2
• /
• pp.154-162
• /
• 2007

In this paper, we propose a new AC-DC converter control method to comply with harmonics regulation(IEC 61000-3) effective for the inverter system of an air conditioner whose power consumption is less than 2,500W. There are many different ways of AC-DC converter control, but this paper focuses on the converter control method that is adopting an input reactor with low cost silicon steel core to strengthen cost competitiveness of the manufacturer. The proposed control method controls input current every half cycle of the line frequency to get unit power factor and at the same time to reduce switching loss of devices and acoustic noise from reactor. This kind of converter is known as a Partial Switching Converter(PSC). In this study, theoretical analysis of the PSC has been performed using Matlab/Simulink while a 16-bit micro-processor based converter has been used to perform the experimental analysis. In the theoretical analysis, electrical circuit models and equations of the PSC are derived and simulated. In the experiments, micro-processor controls input current to keep the power factor above 0.95 by reducing the phase difference between input voltage and current and at the same time to maintain a reference DC-link voltage against voltage drop which depends on DC-link load. Therefore it becomes possible to comply with harmonic regulations while the power factor is maximized by optimizing the time of current flow through the input reactor for every half cycle of line frequency.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.9 no.6
• /
• pp.577-583
• /
• 2004

Optimal parameters were selected to design an inverter circuit that drives a cold cathode fluorescent lamp for LCD backlight using a piezoelectric transformer and it was verified by an experiment. In this paper, the applied inverter topologies are a push-pull type and a half-bridge type, and the dimming control methods of these drive system were used a analog control method and a burst control method each other. When change a control voltage from 2.5V to 4.5V in the analog control method, the brightness 0-100% was seen in current 1-6 mA. And, the input/output efficiency were obtained 90.3%. Also, the control performance of 1-6 mA was seen in duty ratio 5-50% in the burst control method, and the input/output efficiency of the designed inverter got 82.1%.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.5 no.7
• /
• pp.1326-1331
• /
• 2001

This paper has been studied about design of a transceiver for data transmission. The transceiver has bandwidth of 424.7~424.95 MHz and uses half duplex communication method, PLL synthesized, 20 channel, 12.5 KHz channel bandwidth and FSK modulation/demodulation method. The transmission set is designed using low noise amplifier and power amplifier Also, it consists of low pass filter and resonation circuit for decrease of spurious signal. The receiver set is designed using dual conversion method. Finally, the transceiver set achieves the following characteristics 9.71dbm output power, 47dbc spurious property and $\pm$12.3 Jitter at sensitivity of -1134dbm.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.38-39
• /
• 2017

This paper proposes a new control method for an AC-DC Buck converter which is utilized as a front-end converter of a 2-stage high power density adapter. In the conventional adapter applications, 2-stage configuration shows higher power transfer efficiency and higher power density than those of the single stage flyback converter. In the 2-stage AC-DC converter, the boost converter is widely used as a front-end converter. However, an efficiency variation between high AC line and low AC line is large. On the other hand, the proposed conduction band control method for a buck front-end converter has an advantage of small efficiency variation. In the proposed control method, switching operation is determined by a band control voltage which represents output load condition, and an AC line voltage. If the output load increasesin low AC line, the switching operation range is expanded in half of line cycle. On the contrary, in light load and high line condition, the switching operation is narrowed. Thus, the proposed control method reduces switching loss under high AC line and light load condition. A 60W prototype which is configured the buck and LLC converter with the proposed control method is experimented on to verify the validity of the proposed system. The prototype shows 92.16% of AC-DC overall efficiency and 20.19 W/in 3 of power density.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.49 no.8
• /
• pp.529-535
• /
• 2000

In this paper, a current control system of a single phase PWM AC/DC converter using a reduced-order Luenberger observer without source voltage sensors is proposed. The sinusoidal input current and unity input power factor are realised based on the estimated source voltage performed by the reduced-order Luenberger observer using actual currents and DC link voltage. The poles of the reduced-order Luenberger observer are placed in the left half plane of s-plane by the pole-placement method in order to acquire the stability of the observer. The magnitude and the phase of the estimated source voltage are used to accomplish the unity power factor. The proposed method is implemented by DSP(Digital Signal Processor). Experimental Results verify that the reduced-order observer estimates the source voltage without the estimation error and the control system accomplishes the unity power factor, and constant DC link voltage.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.12 no.3
• /
• pp.37-44
• /
• 1998

This paper compared to the operation performance and efficiency of an interleaved active clap ZVS forward converter and an interleaved ZVS half-bridge converter in distributed power system. The design for the current-mode control circuit of an interleaved active clamp ZVS forward converter is presented. To simplify the gate drive circuits, N-P MOSFETs coupled active clamp method is proposed. An efficiency about 90% for the 50∼100% load range is achieved.

• Proceedings of the KIPE Conference
• /
• 2002.07a
• /
• pp.538-541
• /
• 2002

Dynamic analysis and compensation design for an asymmetrical half bridge do-dc converter are presented. A small-signal model is developed using the averaging method. Based on the proposed small-signal average model, the open loop transfer functions of the power stage were obtained and used for the compensation design. All theoretical predictions are validated by experiments on a prototype converter.

• Proceedings of the KIEE Conference
• /
• 2008.10c
• /
• pp.223-225
• /
• 2008

In order to apply SFCLs into electric power systems, the urgent issues to be settled are as follows, such as initial installation price, operation and maintenance cost due to ac loss of superconductor and the life of cryostat, and high voltage and high current problems. We designed novel hybrid SFCLs which combine superconductor and conventional electric equipments including a vacuum interrupter, an electro-magnetic contactor and a current limiting reactor. The main purpose of the hybrid SFCL is to drastically reduce total usage of superconductor by adopting current commutation method by use of the superconductor and the fast switch. According to protective coordination and performance, we investigated two concepts of Hybrid SFCLs. First is a half cycle fault current limitation type and second is a non-half cycle fault current limitation type. We concluded that the non-half cycle fault current limitation type is batter than the other.