• 제목/요약/키워드: Epitaxial-layer defects

검색결과 21건 처리시간 0.035초

사파이어 기판 방향성에 따른 GaN 박막의 미세구조 (Microstructure of GaN films on sapphire surfaces with various orientations)

  • 김유택
    • 한국결정성장학회지
    • /
    • 제9권2호
    • /
    • pp.162-167
    • /
    • 1999
  • 3가지 방향성을 가진 사파이어 기판 위에 GaN 박막을 OMVPE방식으로 증착시켜 증착된 GaN epilayer를 투과전자현미경으로 분석하여 각 미세구조의 차이를 비교분석하였다. 3 가지 방향 모두에서 GaN 증착층이 관찰되어졌으며 그중 가장 좋은 경계면의 상태와 단일결정성을 보여준 것은 사파이어{0001} 방향의 기판을 사용한 경우였다. 결함들도 {0001} 방향의 기판을 사용한 경우에서 가장 적게 나타났다. 모든 경우에서 buffer layer는 발견되어지지 않았고 그럼에도 불구하고 경계면에서의 격자 뒤틀림이 일어나는 지역이 수 나노미터(nanometer) 정도밖에 안되는 우수한 경계면들이 관찰되었다. 따라서 일반적으로 GaN 박막 증착시에 가장 많이 사용되는 사파이어 basal plane 외에도 결함이 많기는 하지만, {1120}와 {1102} plane 위에도 GaN 증착층이 buffer layer 없이 증착 될 수 있다는 사실을 TEM 관찰을 통하여 알 수 있었으며 사파이어 {0001}면를 기판으로 사용한 경우에 미세구조 측면에서 볼 때 hetero-epitaxial한 GaN 박막층을 얻을 수 있는 것을 확인하였다.

  • PDF

Photoreflectance 측정에 의한 $In_{0.1}Ga_{0.9}As/GaAs$ 계면의 특성 조사 (A study of interfacial characteristics for $In_{0.1}Ga_{0.9}As/GaAs$ by photoreflectance measurement)

  • 이철욱;김인수;손정식;김동렬;임재영;배인호
    • 한국진공학회지
    • /
    • 제6권3호
    • /
    • pp.263-266
    • /
    • 1997
  • $In_{0.1}Ga_{0.9}As$/GaAs의 계면 특성을 상온에서 photoreflectance(PR) 측정을 통하여 연구 하였다. 에피층의 두께가 증가함에 따라 PR 신호에서 Franz-Keldysh oscillation(FKO)의 주 기가 감소하였고, 계면 전기장은 감소되었다. 이것은 InGaAs와 GaAs의 이종접합계면 부근 에서 격자부정합에 의한 결함이 증가되었기 때문으로 생각된다. 에피층의 두께가 300$\AA$보다 적은 경우 두께가 얇아짐에 따라 InGaAs층이 임계 두께에 가까워져 strain의 영향으로 밴 드갭 에너지가 크게 이동하였다.

  • PDF

Electrical characteristics and deep-level transient spectroscopy of a fast-neutron-irradiated 4H-SiC Schottky barrier diode

  • Junesic Park;Byung-Gun Park;Hani Baek;Gwang-Min Sun
    • Nuclear Engineering and Technology
    • /
    • 제55권1호
    • /
    • pp.201-208
    • /
    • 2023
  • The dependence of the electrical characteristics on the fast neutron fluence of an epitaxial 4H-SiC Schottky barrier diode (SBD) was investigated. The 30 MeV cyclotron was used for fast neutron irradiation. The neutron fluences evaluated through Monte Carlo simulation were in the 2.7 × 1011 to 1.45 × 1013 neutrons/cm2 range. Current-voltage and capacitance-voltage measurements were performed to characterize the samples by extracting the parameters of the irradiated SBDs. Neutron-induced defects in the epitaxial layer were identified and quantified using a deep-level transient spectroscopy measurement system developed at the Korea Atomic Energy Research Institute. As the neutron fluence increased from 2.7 × 1011 to 1.45 × 1013 neutrons/cm2, the concentration of the Z1/2 defects increased by approximately 20 times. The maximum defect concentration was estimated as 1.5 × 1014 cm-3 at a neutron fluence of 1.45 × 1013 neutrons/cm2.

Epitaxial Growth of Bi2Se3 on a Metal Substrate

  • 전정흠;장원준;윤종건;강세종
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2011년도 제40회 동계학술대회 초록집
    • /
    • pp.306-306
    • /
    • 2011
  • Three dimensional(3D) topological insulators(TIs) of Bi binary alloys are characterized by a bulk energy gap with strong spin-orbit coupling and metallic surface states protected by time-reversal symmetry. It was reported that film forms of such materials were advantageous over bulk forms due to less defect density and better crystallinity. So far, the films have been prepared on several substrates including semiconductors and graphene. But, there were no studies on metal substrates. For electronic transport experiments and device applications, it is necessary to know epitaxial relation between TIs and metal electrodes. In this study, Atomically flat films of Bi2Se3 were grown on a Au(111) metal substrate by in-situ molecular beam epitaxy. Using home-built scanning tunneling microscope, we observed hexagonal atomic structures which corresponded to the outmost selenium atomic layer of Bi2Se3. Triangular-shaped defects known as Selenium vacancy were also found.

  • PDF

Atomic-scale investigation of Epitaxial Graphene Grown on 6H-SiC(0001) Using Scanning Tunneling Microscopy and Spectroscopy

  • 이한길;최정헌;김세훈
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
    • /
    • pp.125-125
    • /
    • 2012
  • Graphene was epitaxially grown on a 6H-SiC(0001) substrate by thermal decomposition of SiC under ultrahigh vacuum conditions. Using scanning tunneling microscopy (STM), we monitored the evolution of the graphene growth as a function of the temperature. We found that the evaporation of Si occurred dominantly from the corner of the step rather than on the terrace. A carbon-rich $(6{\sqrt{3}}{\times}6{\sqrt{3}})R30^{\circ}$ layer, monolayer graphene, and bilayer graphene were identified by measuring the roughness, step height, and atomic structures. Defect structures such as nanotubes and scattering defects on the monolayer graphene are also discussed. Furthermore, we confirmed that the Dirac points (ED) of the monolayer and bilayer graphene were clearly resolved by scanning tunneling spectroscopy (STS).

  • PDF

Graphene formation on 3C-SiC ultrathin film on Si substrates

  • Miyamoto, Yu;Handa, Hiroyuki;Fukidome, Hirokazu;Suemitsu, Maki
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2009년도 제38회 동계학술대회 초록집
    • /
    • pp.9-10
    • /
    • 2010
  • Since the discovery of graphene by mechanical exfoliation from graphite[1], various fabrication methods are available today such as chemical exfoliation, epitaxial graphene on SiC substrates, etc. In view of industrialization, the mechanical exfoliation method may not be an option. Epitaxial graphene on SiC substrates, in this respect, is by far more practical because the method consists of conventional thermal treatments familiar to semiconductor industry. Still, the use of the SiC substrate itself, and hence the incompatibility with the Si technology, lessens the importance of this technology in its future industrialization. In this context, we have tackled the problem of forming graphene on Si substrates (GOS). Our strategy is to form an ultrathin (~80 nm) SiC layer on top of a Si substrate, and to graphitize the top SiC layers by a vacuum annealing. We have actually succeeded in forming the GOS structure [2,3,4]. Raman-scattering microscopy indicates presence of few-layer graphene (FLG) formed on our annealed SiC/Si heterostructure, with the G ($1580\;cm^{-1}$) and the G'($2700\;cm^{-1}$) bands, both related to ideal graphene, clearly observed. Presence of the D ($1350\;cm^{-1}$) band indicates presence of defects in our GOS films, whose elimination remains as a challenge in the future. To obtain qualified graphene films on Si substrate, formation of qualified SiC films is crucial in the first place, and is achieved by tuning the growth parameters into a process window[5]. With a potential for forming graphene films on large-scale Si wafers, GOS is a powerful candidate as a key technology in bringing graphene into silicon technology.

  • PDF

적외선검출소자를 위한 GaSb 결정 및 MBE로 성장한 Gasb/SI-GaAs 박막의 진성결함에 관한 연구 (Study on the Intrinsic Defects in Undoped GaSb Bulk and MBE-grown GaSb/SI-GaAs Epitaxial Layers for Infrared Photodetectors)

  • 김준오;신현욱;최정우;이상준;노삼규
    • 한국진공학회지
    • /
    • 제18권2호
    • /
    • pp.127-132
    • /
    • 2009
  • Sb에 기초한 응력 초격자 적외선검출소자의 구성 물질인 도핑하지 않은 기판 GaSb 결정과 GaSb/SI-GaAs 박막에 잔존하고 있는 진성결함 (intrinsic defect)을 비교 조사하였다. 상온 근처 (250 K)까지 광여기 발광 (PL)을 보이는 GaSb 결정에서의 발광 에너지의 온도의존성으로부터, 밴드갭 에너지에 관한 경험식인 Varshni 함수의 파라미터 ($E_o$, $\alpha$, $\beta$)를 결정하였다. GaAs 기판 위에 성장된 이종 GaSb 박막에서는 GaSb 주요 진성결함으로 알려져 있는 29 meV의 이온화 에너지를 가지는 위치반전 (antisite) Ga ([$Ga_{Sb}$]) 결함과 함께 위치반전 Sb ([$Sb_{Ga}$])와의 복합결함 ([$Ga_{Sb}-Sb_{Ga}$])과 관련된 것으로 분석된 732/711 meV의 한 쌍의 깊은준위 (deep level)가 관측되었다. PL의 온도 및 여기출력 의존성을 분석하여, Sb-rich상태에서 성장된 GaSb 박막에서는 잉여 Sb의 자발확산 (self-diffusion)에 의하여 치환된 위치전도 [$Ga_{Sb}$] 및 [$Sb_{Ga}$]가 결합하여 [$Ga_{Sb}-Sb_{Ga}$]의 깊은준위를 형성하는 것으로 해석되었다.

Interaction of cracks and precipitate particles on the REBCO superconducting layers of practical CC tapes through fractographic observations

  • de Leon, Michael;Diaz, Mark A.;Shin, Hyung-Seop
    • 한국초전도ㆍ저온공학회논문지
    • /
    • 제22권3호
    • /
    • pp.7-12
    • /
    • 2020
  • Electromechanical properties of REBCO CC tapes are known to be limited by defects (cracks) that form in the brittle REBCO layer. These defects could be inherently acquired during the CC tapes' manufacturing process, such as slitting, and which can be initiated at the CC tapes' edges. If propagated and long enough, they are believed to cause critical current degradation and can substantially decrease the delamination strength of CC tapes. Currently, commercially available CC tapes from various manufacturers utilize different growth techniques for depositing the REBCO layers on the substrates in their CC tapes preparation. Their epitaxial techniques, unfortunately, cannot perfectly avoid the formation of particles, in which sometimes acts as current blocking defects, known as outgrowths. Collective research regarding the composition, size, and formation of these particles for various CC tapes with different deposition techniques are particularly uncommon in a single study. Most importantly, these particles might interact in one way or another to the existing cracks. Therefore, systematic investigation on the interactions between the cracks' development mechanism and particles on the REBCO superconducting layers of practical CC tapes are of great importance, especially in the design of superconducting devices. Here, a proper etching process was employed for the CC tapes to expose and observe the REBCO layers, clearly. The scanning electron microscope, field emission scanning microscope, and energy-dispersive x-ray spectroscopy were utilized to observe the interactions between cracks and particles in various practical CC tapes. Particle compositions were identified whether as non-superconducting or superconducting and in what manner it interacts with the cracks were studied.

Vertically Standing Graphene on Glass Substrate by PECVD

  • Ma, Yifei;Hwang, Wontae;Jang, Haegyu;Chae, Heeyeop
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
    • /
    • pp.232.2-232.2
    • /
    • 2014
  • Since its discovery in 2004, graphene, a sp2-hybridized 2-Dimension carbon material, has drawn enormous attention. A variety of approaches have been attempted, such as epitaxial growth from silicon carbide, chemical reduction of graphene oxide and CVD. Among these approaches, the CVD process takes great attention due to its guarantee of high quality and large scale with high yield on various transition metals. After synthesis of graphene on metal substrate, the subsequent transfer process is needed to transfer graphene onto various target substrates, such as bubbling transfer, renewable epoxy transfer and wet etching transfer. However, those transfer processes are hard to control and inevitably induce defects to graphene film. Especially for wet etching transfer, the metal substrate is totally etched away, which is horrendous resources wasting, time consuming, and unsuitable for industry production. Thus, our group develops one-step process to directly grow graphene on glass substrate in plasma enhanced chemical vapor deposition (PECVD). Copper foil is used as catalyst to enhance the growth of graphene, as well as a temperature shield to provide relatively low temperature to glass substrate. The effect of growth time is reported that longer growth time will provide lower sheet resistance and higher VSG flakes. The VSG with conductivity of $800{\Omega}/sq$ and thickness of 270 nm grown on glass substrate can be obtained under 12 min growing time. The morphology is clearly showed by SEM image and Raman spectra that VSG film is composed of base layer of amorphous carbon and vertically arranged graphene flakes.

  • PDF

Reduction of Leakage Current and Enhancement of Dielectric Properties of Rutile-TiO2 Film Deposited by Plasma-Enhanced Atomic Lay er Deposition

  • Su Min Eun;Ji Hyeon Hwang;Byung Joon Choi
    • 한국재료학회지
    • /
    • 제34권6호
    • /
    • pp.283-290
    • /
    • 2024
  • The aggressive scaling of dynamic random-access memory capacitors has increased the need to maintain high capacitance despite the limited physical thickness of electrodes and dielectrics. This makes it essential to use high-k dielectric materials. TiO2 has a large dielectric constant, ranging from 30~75 in the anatase phase to 90~170 in rutile phase. However, it has significant leakage current due to low energy barriers for electron conduction, which is a critical drawback. Suppressing the leakage current while scaling to achieve an equivalent oxide thickness (EOT) below 0.5 nm is necessary to control the influence of interlayers on capacitor performance. For this, Pt and Ru, with their high work function, can be used instead of a conventional TiN substrate to increase the Schottky barrier height. Additionally, forming rutile-TiO2 on RuO2 with excellent lattice compatibility by epitaxial growth can minimize leakage current. Furthermore, plasma-enhanced atomic layer deposition (PEALD) can be used to deposit a uniform thin film with high density and low defects at low temperatures, to reduce the impact of interfacial reactions on electrical properties at high temperatures. In this study, TiO2 was deposited using PEALD, using substrates of Pt and Ru treated with rapid thermal annealing at 500 and 600 ℃, to compare structural, chemical, and electrical characteristics with reference to a TiN substrate. As a result, leakage current was suppressed to around 10-6 A/cm2 at 1 V, and an EOT at the 0.5 nm level was achieved.