• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.27 no.8
• /
• pp.497-500
• /
• 2014

In this paper, we analyze electrical characteristics of n/p-pillar layer according to trench angle which is the most important characteristics of SJ MOSFET and core process. Because research target is 600 V class SJ MOSFET, so conclusively trench angle deduced 89.5 degree to implement the breakdown voltage 750 V with 30% margin rate. we found that on resistance is $22mohm{\cdot}cm^2$ and threshold voltage is 3.5 V. Moreover, depletion layer of electric field distribution also uniformly distributes.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.13 no.2
• /
• pp.101-105
• /
• 2000

The effects of electrical on n-channel offset gated poly-Si TFT's have been investigated. It is observed that the electrical field near the drain region in offset devices is smaller than that of conventional device by simulation results. The variation rate of threshold voltage and subthreshold slope decrease with increasing the offset length because of lowering the electric field near the drain region. The offset gated poly-Si TFT's have been probed effective in reducing the degradation rate of device performance under electrical stressing.

• Current Photovoltaic Research
• /
• v.3 no.4
• /
• pp.126-129
• /
• 2015

Over the last two decades, quantum dot (QD) solar cells have attracted much attention due to the unique properties of QDs, including band gap tunability, slow hot electron cooling, and multiple exiton generation effect. However, most of the QDs employed in photovoltaic devices contain toxic heavy-metals such as cadmium or lead, which may limit the commercial application. Therefore, recently, heavy-metal-free QDs such as Cu-In-S or Cu-In-Se have been developed for application in solar cells. Here, we review the research trends in heavy-metal-free QD solar cells, mainly focusing on Cu-In-Se QD-sensitized solar cells (QDSC).

• Proceedings of the KIEE Conference
• /
• 2007.07a
• /
• pp.162-163
• /
• 2007

본 논문에서는 600V/200A 또는 1200V/150A와 같은 고 전력 절연 게이트 소자를 구동 및 보호하기 위한 파워 IC에 대한 연구에 대해서 살펴보았다. 고 전력 소자의 구동을 위해서 최대 Sourcing 전류 4A, 최대 Sinking 전류 8A로 설계하였으며, 과전류 보호회로로는 전력소자의 Desaturation을 검출하는 방식을 사용하였다. 또한 과전류 보호시 발생할 수 있는 과전압을 억제하기 위해서 Soft turn-off 기능을 추가하였다. 동부하이텍의 고전압 BCDMOS 공정인 0.35um BDA350 공정과 PDK를 사용하여 설계 및 제작하였다.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.62 no.4
• /
• pp.192-197
• /
• 2013

Road traffic noise barriers being used to reduce the noise, but the city surroundings inhibition, ecosystem disturbance, and it is difficult to maintain. Can enhance or complement the existing noise barrier performance, so that it is necessary to develop an electronic noise-reduction system In this paper, we proposed an electronic road noise reduction devices to reduce road noise for a DSP-based signal processing and analog signal input-output controller. In order to verify the control performance, we performed noise reduction experimentation of ANC by filtered-X LMS algorithm and traffic noise signal injection. The controller is equipped with noise reduction algorithms were tested on the characteristics of directional and omnidirectional speaker.

• Journal of Power Electronics
• /
• v.15 no.4
• /
• pp.951-963
• /
• 2015

In this paper, a new symmetric multilevel inverter is proposed. A simple structure for the cascaded multilevel inverter topology is also proposed, which produces a high number of levels with the application of few power electronic devices. The symmetric multilevel inverter can generate 2n+1 levels with a reduced number of power switches. The basic unit is composed of a single and double source unit (SDS-unit). The application of this SDS-unit is for reducing the number of power electronic components like insulated gate bipolar transistors, freewheeling diodes, gate driver circuits, dc voltage sources, and blocked voltages by switches. Various new algorithms are recommended to determine the magnitude of dc sources in a cascaded structure. Furthermore, the proposed topology is optimized for different goals. The proposed cascaded structure is compared with other similar topologies. For verifying the performance of the proposed basic symmetric and cascaded structure, results from a computer-based MATLAB/Simulink simulation and from experimental hardware are also discussed.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.444-445
• /
• 2007

Aluminum-doped zinc oxide (AZO) films are attractive materials as transparent conductive electrode because they are inexpensive, nontoxic and abundant element compared with indium tin oxide (ITO). AZO films have been deposited on glass (coming 1737) substrates by RF magnetron sputtering system. An ultrathin layer of nickel oxide (NiO) was deposited on the AZO anode to enhance the hole injections in organic light-emitting diodes (OLED). The current density-voltage and luminescence-voltage properties of devices were studied and compared with ITO device.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.220-221
• /
• 2007

Recently, imprint lithography have received significant attention due to an alternative technology for photolithography on high performance microelectronic devices. In this work, we investigated thermal stabilities and dynamic mechanical properties of dielectric materials for thermal imprint lithography. Curing behaviours, thermal stabilities, and dynamic mechanical properties of the dielectric materials cured with various curing agent and spherical filler were studied using dynamic differential scanning calorimetry (DSC), thermogravimetric analysis (TGA), rheometer and universal test machine(UTM).

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.11a
• /
• pp.362-363
• /
• 2007

The transport property of stabilized amorphous selenium typical of the material used in direct conversion x-ray imaging devices was studied using the moving photo-carrier grating (MPG) technique and time-of-flight (TOF) measurements. For MPG measurement, the electron and hole mobility, and recombination lifetime of a-Se films with arsenic (As) additions have been obtained. For TOF measurement, a laser beam with pulse duration of 5ns and wavelength of 350 nm was illuminated on the surface of a-Se with thickness of $400{\mu}m$.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.102-103
• /
• 2007

The electrical characteristics of high power LIGBT implemented by CMOS process are described and compared with those of high voltage LDMOSFET with the same device dimensions. LIGBT has exhibited approximately 8 times superior current drive capability than LDMOSFET. The proposed p+/n+ anode structure resulted in the significant increase of on-state breakdown voltage of LIGBT. Therefore, LIGBT suggested in this paper is one of the promising candidate for smart power IC applications.