• Title/Summary/Keyword: Designed in 3D

Search Result 4,328, Processing Time 0.034 seconds

The Design and implementation of a 5.8GHz band LNA MMIC for Dedicated Short Range Communication (단거리전용통신을 위한 5.8GHz대역 LNA MMIC 설계 및 구현)

  • 문태정;황성범;김용규;송정근;홍창희
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.8
    • /
    • pp.549-554
    • /
    • 2003
  • In this paper, we have designed and implemented by a monolithic microwave integrated circuit(MMIC) of a 5.8GHz-band low noise amplifier (LNA) composed of receiver front-end(RFE) in a on-board equipment system for dedicated short range communication. The designed LNA is provided with two active devices, matching circuits, and two drain bias circuits. Operating at a single supply of 3V and a consumption current of 18mA, The gain at center frequency 5.8GHz is 13.4dB, NF is 1.94dB, Input IP3 is -3dBm, S$_{11}$ is -18dB, and S$_{22}$ is -13.3dB. The circuit size is 1.2 $\times$ 0.7 $\textrm{mm}^2$.>.

Lumped Element MMIC Direction Coupler Based on Parallel Coupled-Line Theory (평행 결합선로 이론에 근거한 MMIC 집중 소자형 방향성 결합기)

  • Kang Myung-Soo;Park Jun-Seok;Lee Jae-Hak;Kim Hyeong-Seok
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.53 no.11
    • /
    • pp.577-582
    • /
    • 2004
  • In this paper, lumped equivalent circuits for a conventional parallel directional coupler are proposed. This equivalent circuits only have self inductance and self capacitance, so we can design exact lumped equivalent circuit. The equivalent circuit and design formula for the presented lumped element coupler is derived based on the even- and odd-mode properties of parallel-coupled line. By using the derived design formula, we have designed the 3dB and 4.7dB MMIC couplers at the center frequency of 3.4GHz and 5.6GHz respectively. Measurements for the designed MMIC directional couplers show at 4dB and 5.2dB-coupling value at the center frequency of 3.4GHz and 5.6GHz. Excellent agreements between simulation results and measurement results on the designed directional couplers show the validity of this paper

Sigma-Delta A/D Converter for ADSL Modems (ADSL 모뎀용 시그마-델타 아날로그/디지털 변환기)

  • Han, Seung-Yub;Yu, Sang-Dae;Lee, Ju-Sang
    • Proceedings of the KIEE Conference
    • /
    • 2003.11c
    • /
    • pp.950-953
    • /
    • 2003
  • In this paper, sigma-delta A/D converter for ADSL modems using oversampling technique is designed. Conventionally, the oversampling A/D converter is consist of opamps, switched capacitors, quantizers, infernal D/A converters, and decimation filters. 3-bit flash A/D converter, 3-bit thermometer-based D/A converters, and sub-blocks are used for high speed operation. HSPICE simulator and CADENCE tool are used for verification and layout of the designed modulator. The internal A/D converter and D/A converters are operated at 130 MHz. In design of decimation filter Matlab is used for calculating coefficients and ModelSim and VHDL are used for design.

  • PDF

Design and Implementation of Building Control System based 3D Modeling (3D 모델링 기반 빌딩관제시스템의 설계 및 구현)

  • Moon, Sang Ho;Kim, Byeong Mok;Lee, Gye Eun
    • Journal of Korea Multimedia Society
    • /
    • v.23 no.5
    • /
    • pp.673-682
    • /
    • 2020
  • Buildings are becoming more and more high-rise and large-scale in recent years, so in the event of a disaster such as a fire, enormous human and economic damage is expected. Therefore, management, security, and fire control are essential for large buildings in the city. Because these large buildings are very complex outside and inside, they need a three-dimensional control based on 3D modeling rather than a simple flat-oriented control. To do this, this paper designed and implemented a building control system based on 3D modeling. Specifically, we designed a 3D building / facility editing module for 3D modeling of buildings, a 3D based control module for building control, and a linkage module that connects information such as firefighting equipment, electrical equipment and IoT equipment. Based on this design, a building control system based on 3D modeling was implemented.

design of wideband MMIC LNA using ETRI MMIC Library (ETRI MMIC 라이브러리를 이용한 Wideband MMIC LNA의 설계)

  • An, D.;Chae, Y.S.;Rhee, J.K.
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.641-644
    • /
    • 1998
  • In this paper, wideband MMIC LNA's were designed using low Q matching network. gains of 23.6~25.4dB $(24.5\pm0.9dB),$ noise figures of 0.9~2.8 dB were obtained from the designed wideband MMIC LNA in the frequency ranges of 1.2~2.8㎓. And, P1dB of 10.13 dBm, IP3 of 12.25 dB were obtained at the center frequency of 2 ㎓. A chip size of the designed wideband MMIC LNA is 1.4mm$\times$1.4mm.

  • PDF

Effect of the pore size in a 3D bioprinted gelatin scaffold on fibroblast proliferation

  • Choi, Dong Jin;Park, Sang Jun;Gu, Bon Kang;Kim, Young-Jin;Chung, Seok;Kim, Chun-Ho
    • Journal of Industrial and Engineering Chemistry
    • /
    • v.67
    • /
    • pp.388-395
    • /
    • 2018
  • Significant efforts have been applied toward fabricating three-dimensional (3D) scaffolds using 3D-bioprinting tissue engineering techniques. Gelatin has been used in 3D-bioprinting to produce designed 3D scaffolds; however, gelatin has a poor printability and is not useful for fabricating desired 3D scaffolds using 3D-bioprinting. In this study, we fabricated pore size controlled 3D gelatin scaffolds with two step 3D-bioprinting approach: a low-temperature ($-10^{\circ}C$) freezing step and a crosslinking process. The scaffold was crosslinked with 1-ethyl-3-(3-dimethylaminopropyl)-carbodiimide hydrochloride (EDC) and N-hydroxysuccinimide (NHS). The pore sizes of the produced 3D gelatin scaffolds were approximately 30% smaller than the sizes of the designed pore sizes. The surface morphologies and pore sizes of the 3D gelatin scaffolds were confirmed and measured using scanning electron microscopy (SEM). Human dermal fibroblasts (HDFs) were cultured on a 3D gelatin scaffold to evaluate the effect of the 3D gelatin scaffold pore size on the cell proliferation. After 14 days of culture, HDFs proliferation throughout the 3D gelatin scaffolds prepared with more than $580{\mu}m$ pore size was approximately 14% higher than proliferation throughout the 3D gelatin scaffold prepared with a $435{\mu}m$ pore size. These results suggested that control over the 3D gelatin scaffold pore size is important for tissue engineering scaffolds.

Comparative performance of seismically deficient exterior beam-column sub-assemblages of different design evolutions: A closer perspective

  • Kanchana Devi, A.;Ramanjaneyulu, K.
    • Earthquakes and Structures
    • /
    • v.13 no.2
    • /
    • pp.177-191
    • /
    • 2017
  • In the present study, exterior beam column sub-assemblages are designed in accordance with the codal stipulations prevailed at different times prior to the introduction of modern seismic provisions, viz., i) Gravity load designed with straight bar anchorage (SP1), ii) Gravity load designed with compression anchorage (SP1-D), iii) designed for seismic load but not detailed for ductility (SP2), and iv) designed for seismic load and detailed for ductility (SP3). Comparative seismic performance of these exterior beam-column sub-assemblages are evaluated through experimental investigations carried out under repeated reverse cyclic loading. Seismic performance parameters like load-displacement hysteresis behavior, energy dissipation, strength and stiffness degradation, and joint shear deformation of the specimens are evaluated. It is found from the experimental studies that with the evolution of the design methods, from gravity load designed to non-ductile and then to ductile detailed specimens, a marked improvement in damage resilience is observed. The gravity load designed specimens SP1 and SP1-D respectively dissipated only one-tenth and one-sixth of the energy dissipated by SP3. The specimen SP3 showcased tremendous improvement in the energy dissipation capacity of nearly 2.56 times that of SP2. Irrespective of the level of design and detailing, energy dissipation is finally manifested through the damage in the joint region. The present study underlines the seismic deficiency of beam-column sub-assemblages of different design evolutions and highlights the need for their strengthening/retrofit to make them fit for seismic event.

Front-End Module of 18-40 GHz Ultra-Wideband Receiver for Electronic Warfare System

  • Jeon, Yuseok;Bang, Sungil
    • Journal of electromagnetic engineering and science
    • /
    • v.18 no.3
    • /
    • pp.188-198
    • /
    • 2018
  • In this study, we propose an approach for the design and satisfy the requirements of the fabrication of a small, lightweight, reliable, and stable ultra-wideband receiver for millimeter-wave bands and the contents of the approach. In this paper, we designed and fabricated a stable receiver with having low noise figure, flat gain characteristics, and low noise characteristics, suitable for millimeter-wave bands. The method uses the chip-and-wire process for the assembly and operation of a bare MMIC device. In order to compensate for the mismatch between the components used in the receiver, an amplifier, mixer, multiplier, and filter suitable for wideband frequency characteristics were designed and applied to the receiver. To improve the low frequency and narrow bandwidth of existing products, mathematical modeling of the wideband receiver was performed and based on this spurious signals generated from complex local oscillation signals were designed so as not to affect the RF path. In the ultra-wideband receiver, the gain was between 22.2 dB and 28.5 dB at Band A (input frequency, 18-26 GHz) with a flatness of approximately 6.3 dB, while the gain was between 21.9 dB and 26.0 dB at Band B (input frequency, 26-40 GHz) with a flatness of approximately 4.1 dB. The measured value of the noise figure at Band A was 7.92 dB and the maximum value of noise figure, measured at Band B was 8.58 dB. The leakage signal of the local oscillator (LO) was -97.3 dBm and -90 dBm at the 33 GHz and 44 GHz path, respectively. Measurement was made at the 15 GHz IF output of band A (LO, 33 GHz) and the suppression characteristic obtained through the measurement was approximately 30 dBc.

A Design of Programmable Fragment Shader with Reduction of Memory Transfer Time (메모리 전송 효율을 개선한 programmable Fragment 쉐이더 설계)

  • Park, Tae-Ryoung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.12
    • /
    • pp.2675-2680
    • /
    • 2010
  • Computation steps for 3D graphic processing consist of two stages - fixed operation stage and programming required stage. Using this characteristic of 3D pipeline, a hybrid structure between graphics hardware designed by fixed structure and programmable hardware based on instructions, can handle graphic processing more efficiently. In this paper, fragment Shader is designed under this hybrid structure. It also supports OpenGL ES 2.0. Interior interface is optimized to reduce the delay of entire pipeline, which may be occurred by data I/O between the fixed hardware and the Shader. Interior register group of the Shader is designed by an interleaved structure to improve the register space and processing speed.

Ka-Band Variable-Gain CMOS Low Noise Amplifier for Satellite Communication System (위성 통신 시스템을 위한 Ka-band 이득제어 CMOS 저잡음 증폭기)

  • Im, Hyemin;Jung, Hayeon;Lee, Jaeyong;Park, Sungkyu;Park, Changkun
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.23 no.8
    • /
    • pp.959-965
    • /
    • 2019
  • In this paper, we design a low noise amplifier to support ka-band satellite communication systems using 65-nm RFCMOS process. The proposed low noise amplifier is designed with high-gain mode and low-gain mode, and is designed to control the gain according to the magnitude of the input signal. In order to reduce the power consumption, the supply voltage of the entire circuit is limited to 1 V or less. We proposed the gain control circuit that consists of the inverter structure. The 3D EM simulator is used to reduce the size of the circuit. The size of the designed amplifier including pad is $0.33mm^2$. The fabricated amplifier has a -7 dB gain control range in 3 dB bandwidth and the reflection coefficient is less than -6 dB in high gain mode and less than -15 dB in low gain mode.