• Journal of Power Electronics
• /
• v.2 no.1
• /
• pp.67-75
• /
• 2002

This paper presents the control algorithm for maximum efficiency drives of an induction motor system with the high dynamic performance. This system uses a simple model of the induction motor that includes equations of the iron losses. The model, which only requires the parameters of the induction motor, is referred to a field-oriented frame. The minimum point of the input power can be obtained at the steady state condition. The proposed optimal efficiency control algorithm calculates the reference torque and flux currents for the vector control of the induction motors. A 32 bit floating point TMS320C32 DSP chip implements the drive system with the efficiency optimization controller. The results show the effectiveness of the control strategy Proposed for the induction motor drive.

• Journal of Institute of Control, Robotics and Systems
• /
• v.6 no.2
• /
• pp.207-216
• /
• 2000

This paper introduces an effective system design method to develop a customer oriented product using a design optimization process and to select a set of critical design paramenters,. The process results in the development of a successful product satisfying customer needs and reducing development risk. The proposed scheme adopted a five step QFD(Quality Function Deployment) in order to extract design parameters from customer needs and evaluated their priority using risk factors for extracted design parameters. In this process we determine critical design parameters and allocate them to subsystem designers. Subsequently design engineers develop and test the product based on these parameters. These design parameters capture the characteristics of customer needs in terms of performance cost and schedule in the process of QFD, The subsequent risk management task ensures the minimum risk approach in the presence of design parameter uncertainty. An application of this approach was demonstrated in the development of weld quality monitoring system. Dominant design parameters affect linearity characteristics of weld defect feature vectors. Therefore it simplifies the algorithm for adopting pattern classification of feature vectors and improves the accuracy of recognition rate of weld defect and the real time response of the defect detection in the performance. Additionally the development cost decreases by using DSP board for low speed because of reducing CPU's load adopting algorithm in classifying weld defects. It also reduces the cost by using the single sensor to measure weld defects. Furthermore the synergy effect derived from the critical design parameters improves the detection rate of weld defects by 15% when compared with the implementation using the non-critical design parameters. It also result in 30% saving in development cost./ The overall results are close to 95% customer level showing the effectiveness of the proposed development approach.

• Nuclear Engineering and Technology
• /
• v.51 no.3
• /
• pp.807-817
• /
• 2019

Airborne Gamma Ray Spectrometry (AGRS) with its important applications such as gathering radiation information of ground surface, geochemistry measuring of the abundance of Potassium, Thorium and Uranium in outer earth layer, environmental and nuclear site surveillance has a key role in the field of nuclear science and human life. The Broyden-Fletcher-Goldfarb-Shanno (BFGS), with its advanced numerical unconstrained nonlinear optimization in collaboration with Artificial Neural Networks (ANNs) provides a noteworthy opportunity for modern AGRS. In this study a new AGRS system empowered by ANN-BFGS has been proposed and evaluated on available empirical AGRS data. To that effect different architectures of adaptive ANN-BFGS were implemented for a sort of published experimental AGRS outputs. The selected approach among of various training methods, with its low iteration cost and nondiagonal scaling allocation is a new powerful algorithm for AGRS data due to its inherent stochastic properties. Experiments were performed by different architectures and trainings, the selected scheme achieved the smallest number of epochs, the minimum Mean Square Error (MSE) and the maximum performance in compare with different types of optimization strategies and algorithms. The proposed method is capable to be implemented on a cost effective and minimum electronic equipment to present its real-time process, which will let it to be used on board a light Unmanned Aerial Vehicle (UAV). The advanced adaptation properties and models of neural network, the training of stochastic process and its implementation on DSP outstands an affordable, reliable and low cost AGRS design. The main outcome of the study shows this method increases the quality of curvature information of AGRS data while cost of the algorithm is reduced in each iteration so the proposed ANN-BFGS is a trustworthy appropriate model for Gamma-ray data reconstruction and analysis based on advanced novel artificial intelligence systems.

• Journal of Institute of Control, Robotics and Systems
• /
• v.9 no.2
• /
• pp.117-123
• /
• 2003

Rotational machines such as optical disk drives, hard disk drives, and so on are subject to periodic disturbances caused by their mechanical characteristics. In the meanwhile, it is well known that repetitive control rejects periodic disturbance effectively. This paper presents a practical application of repetitive control to the track-following servo of an optical disk drive. The repetitive control system is composed of two repetitive controllers which compensate for periodic disturbances generated by track geometry and eccentric rotation of disk and a feedback controller stabilizing the feedback loop. A robust stability for all plant uncertainties is proved using linear matrix inequalities (LMIs). In the controller design, a weighting function is introduced for the feedback controller to ensure a minimum loop gain and a sufficient phase margin. The repetitive controllers and the feedback controller are designed by solving an optimization problem which can consider the robust stability condition and the system performance. The developed repetitive control system is implemented in the digital control system with a 16-bit fixed-point digital signal processor (DSP). Through simulation and experiment. The feasibility of the proposed repetitive control system is verified.

• Journal of the Korean Institute of Telematics and Electronics S
• /
• v.34S no.1
• /
• pp.124-131
• /
• 1997

There have been many demands for th ereal-time image compression. The image compression systems have a wide range of applications. However, real-time encoding is hard to implement because it needs a large amount of computations. In particular, the discrete cosine transform (DCT) and motion estimatio require a large number of arithmetic oeprations compared to other algorithms in MPEG-2. The conventional fasdt DCT algorithms have focused on the reduction of the number of additions more cycles and more expense in realization. Because TMS320C80 has special structure, new approach for implementation of DCT is suggested. The selection of adaptive algorithm and optimization is requried TMS320C80 are analyzed an dsome adaptive DCT algorithms are selected. The DCT algorithms are optimized and implemented. Chens and lees DCT algorithms among various fast algorithms are selected because 1-D approach is effective in the view of th einternal structure of TMS320C80. According to the simulation result, Lees algorithm is more effective in speed and has little difference in precision. On the basis of the result, the possibility of DCT implementation for real-time MPEG-2 system is verified and the required number of the processor, called advanced DSP, is decided for real-time MPEG-2 encoding and decoding.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.3 no.1
• /
• pp.61-69
• /
• 1998

In this paper, discrete current control of voltage source inverters is proposed. As a current control scheme, the constant switching frequency predictive current control is adopted and implemented with DSP microprocessor system. In particular, the proposed method is for the compensation of the control lagging due to calculation delays in the microprocessor controller. In controlling the current, the inverter output voltage saturation problem is inevitable and usually affects the current control performance. So, the saturation boundary condition of the inverter output voltage and its effects on the current controal performance of the proposed current control scheme are investigated with experiment. Finally, the proposed scheme is applied to the active power filter system and some results are described for validation.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.13 no.8
• /
• pp.3821-3841
• /
• 2019

Cloud radio access networks (C-RANs) have been regarded in recent times as a promising concept in future 5G technologies where all DSP processors are moved into a central base band unit (BBU) pool in the cloud, and distributed remote radio heads (RRHs) compress and forward received radio signals from mobile users to the BBUs through radio links. In such dynamic environment, automatic decision-making approaches, such as artificial intelligence based deep reinforcement learning (DRL), become imperative in designing new solutions. In this paper, we propose a generic framework of autonomous cell activation and customized physical resource allocation schemes for energy consumption and QoS optimization in wireless networks. We formulate the problem as fractional power control with bandwidth adaptation and full power control and bandwidth allocation models and set up a Q-learning model to satisfy the QoS requirements of users and to achieve low energy consumption with the minimum number of active RRHs under varying traffic demand and network densities. Extensive simulations are conducted to show the effectiveness of our proposed solution compared to existing schemes.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.15 no.4
• /
• pp.2217-2224
• /
• 2014

This paper deals with system development which measures 12 channel ECG using medical analog front end(AFE) and discriminates arrythmia through signal analysis. Recently, occurrences of cardiac arrest have been increased. So the need of system that diagnoses an arrythmia which results in cardiac arrest is increasing. There are some drawbacks of conventional 12 channel ECG system that it occupies bulk and consists of complicated circuit. To improve those, we made up the system composed of medical AFE, algorithm for discriminating arrythmia and DSP for signal processing. This system can be monitored 12 channel ECG waveforms and the discriminant analysis result of arrhythmia through 7" LCD and received the input through touch pannel. In this study, we conducted normal operation test about output signal of ECG simulator(normal/abnormal ECG signal) to verify the implemented system and performance evaluation of the optimization process for applying arrhythmia algorithm to an embedded environment.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.25 no.8B
• /
• pp.1460-1468
• /
• 2000

The goal of this research is the real-time implementation of MPEG-1 Layer III audio decoder using the fixed-point digital signal processor of TMS320C6201 The main job for this work is twofold: one is to convert floating-point operation in the decoder into fixed-point operation while maintaining the high resolution, and the other is to optimize the program to make it run in real-time with memory size as small as possible. We, especially, devote much time to the descaling module in the decoder for conversion of floating-point operation into fixed-point operation with high accuracy. The inverse modified cosine transform(IMDCT) and synthesis polyphase filter bank modules are optimized in order to reduce the amount of computation and memory size. After the optimization process, in this paper, the implemented decoder uses about 26% of maximum computation capacity of TMS320C6201. The program memory, data ROM, data RAM used in the decoder are about 6.77kwords, 3.13 kwords and 9.94 kwords, respectively. Comparing the PCM output of fixed-point computation with that of floating-point computation, we achieve the signal-to-noise ratio of more than 60 dB. A real-time operation is demonstrated on the PC using the sound I/O and host communication functions in the EVM board.

• Journal of Power Electronics
• /
• v.11 no.4
• /
• pp.408-417
• /
• 2011

The plug-in hybrid electric vehicles (PHEVs) are specialized hybrid electric vehicles that have the potential to obtain enough energy for average daily commuting from batteries. The PHEV battery would be recharged from the power grid at home or at work and would thus allow for a reduction in the overall fuel consumption. This paper proposes an integrated power electronics interface for PHEVs, which consists of a novel Eight-Switch Inverter (ESI) and an interleaved DC/DC converter, in order to reduce the cost, the mass and the size of the power electronics unit (PEU) with high performance at any operating mode. In the proposed configuration, a novel Eight-Switch Inverter (ESI) is able to function as a bidirectional single-phase AC/DC battery charger/ vehicle to grid (V2G) and to transfer electrical energy between the DC-link (connected to the battery) and the electric traction system as DC/AC inverter. In addition, a bidirectional-interleaved DC/DC converter with dual-loop controller is proposed for interfacing the ESI to a low-voltage battery pack in order to minimize the ripple of the battery current and to improve the efficiency of the DC system with lower inductor size. To validate the performance of the proposed configuration, the indirect field-oriented control (IFOC) based on particle swarm optimization (PSO) is proposed to optimize the efficiency of the AC drive system in PHEVs. The maximum efficiency of the motor is obtained by the evaluation of optimal rotor flux at any operating point, where the PSO is applied to evaluate the optimal flux. Moreover, an improved AC/DC controller based Proportional-Resonant Control (PRC) is proposed in order to reduce the THD of the input current in charger/V2G modes. The proposed configuration is analyzed and its performance is validated using simulated results obtained in MATLAB/ SIMULINK. Furthermore, it is experimentally validated with results obtained from the prototypes that have been developed and built in the laboratory based on TMS320F2808 DSP.