• Title/Summary/Keyword: Computer Workstation

Search Result 132, Processing Time 0.028 seconds

The Operational Comparison of SPOT GCP Acquisition and Accuracy Evaluation

  • Kim, Kam-Lae;Kim, Uk-Nam;Chun, Ho-Woun;Lee, Ho-Nam
    • Korean Journal of Geomatics
    • /
    • v.1 no.1
    • /
    • pp.1-5
    • /
    • 2001
  • This paper presents an investigation into the operational comparison of SPOT triangulation to build GCP library by analytical plotter and DPW (digital photogrammetric workstation). GCP database derived from current SPOT images can be used to other image sensors of satellite, if any reasons, such as lack of topographic maps or GCPs. But, general formulation of a photogrammetric process for GCP measurement has to take care of the scene interpretation problem. There are two classical methods depending on whether an analytical plotter or DPW is being used. Regardless of the method used, the measurement of GCPs is the weakest point in the automation of photogrammetric orientation procedures. To make an operational comparison, five models of SPOT panchromatic images (level 1A) and negative films (level 1AP) were used. Ten images and film products were used for the five GRS areas. Photogrammetric measurements were carried out in a manual mode on P2 analytical plotter and LH Systems DPW770. We presented an approach for exterior orientation of SPOT images, which was based on the use of approximately eighty national geodetic control points as GCPs which located on the summit of the mountain. Using sixteen well-spaced geodetic control points per model, all segments consistently showed RMS error just below the pixel at the check points in analytical instrument. In the case of DPW, half of the ground controls could not found or distinguished exactly when we displayed the image on the computer monitor. Experiment results showed that the RMS errors with DPW test was fluctuated case by case. And the magnitudes of the errors were reached more than three pixels due to the lack of image interpretation capability. It showed that the geodetic control points is not suitable as the ground control points in DPW for modeling the SPOT image.

  • PDF

Design and Implementation of Service based Virtual Screening System in Grids (그리드에서 서비스 기반 가상 탐색 시스템 설계 및 구현)

  • Lee, Hwa-Min;Chin, Sung-Ho;Lee, Jong-Hyuk;Lee, Dae-Won;Park, Seong-Bin;Yu, Heon-Chang
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.35 no.6
    • /
    • pp.237-247
    • /
    • 2008
  • A virtual screening is the process of reducing an unmanageable number of compounds to a limited number of compounds for the target of interest by means of computational techniques such as molecular docking. And it is one of a large-scale scientific application that requires large computing power and data storage capability. Previous applications or softwares for molecular docking such as AutoDock, FlexX, Glide, DOCK, LigandFit, ViSION were developed to be run on a supercomputer, a workstation, or a cluster-computer. However the virtual screening using a supercomputer has a problem that a supercomputer is very expensive and the virtual screening using a workstation or a cluster-computer requires a long execution time. Thus we propose a service-based virtual screening system using Grid computing technology which supports a large data intensive operation. We constructed 3-dimensional chemical molecular database for virtual screening. And we designed a resource broker and a data broker for supporting efficient molecular docking service and proposed various services for virtual screening. We implemented service based virtual screening system with DOCK 5.0 and Globus 3.2 toolkit. Our system can reduce a timeline and cost of drug or new material design.

Real time simulation using multiple DSPs for fossil power plants (병렬처리를 이용한 화력발전소의 실시간 시뮬레이션)

  • 박희준;김병국
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1997.10a
    • /
    • pp.480-483
    • /
    • 1997
  • A fossil power plant can be modeled by a lot of algebraic equations and differential equations. When we simulate a large, complicated fossil power plant by a computer such as workstation or PC, it takes much time until overall equations are completely calculated. Therefore, new processing systems which have high computing speed is ultimately needed to develope real-time simulators. Vital points of real-time simulators are accuracy, computing speed, and deadline observing. In this paper, we present a enhanced strategy in which we can provide powerful computing power by parallel processing of DSP processors with communication links. We designed general purpose DSP modules, and a VME interface module. Because the DSP module is designed for general purpose, we can easily expand the parallel system by just connecting new DSP modules to the system. Additionally we propose methods about downloading programs, initial data to each DSP module via VME bus, DPRAM and processing sequences about computing and updating values between DSP modules and CPU30 board when the simulator is working.

  • PDF

Re-Ordering of Users in the Group Key Generation Tree Protocol (사용자 순서 재조정을 통한 그룹 키 생성 트리 프로토콜)

  • Hong, Sung-Hyuck
    • Journal of Digital Convergence
    • /
    • v.10 no.6
    • /
    • pp.247-251
    • /
    • 2012
  • Tree-based Group Diffie-Hellman (TGDH) is one of the efficient group key agreement protocols to generate the GK. TGDH assumes all members have an equal computing power. As one of the characteristics of distributed computing is heterogeneity, the member can be at a workstation, a laptop or even a mobile computer. Therefore, the group member sequence should be reordered in terms of the member's computing power to improve performance. This research proposes a reordering of members in the group key generation tree to enhance the efficiency of the group key generation.

PEFP CONTROL SYSTEM USING EPICS

  • Choi HyunMi;Hong In.Seok;Song YoungGi;Cho YongSub
    • Proceedings of the KSRS Conference
    • /
    • 2005.10a
    • /
    • pp.656-658
    • /
    • 2005
  • KAERI (Korea Atomic Energy Research Institute) has been performing the project named PEFP (proton engineering frontier project). PEFP has been performing the project of a high power proton accelerator. Control system for 20 MeV proton accelerating structure has developed. We use the EPICS(Experimental Physics and Industrial Control System) tool kit as a foundation of the control system. EPICS is adopted for control systems which have OPI(OPerator Interface) and IOqlnput Output Controller). We have performed the PEPF control system on SUN workstation host computer. In this paper, we present the vacuum monitor, RFQ, and DTL Turbo pump control system.

  • PDF

A Study on Preferences for Home Office Design Criteria (사무실 근로자의 홈오피스 디자인 특성에 관한 선호 조사 연구)

  • 하미경;제해성;구본삼
    • Korean Institute of Interior Design Journal
    • /
    • no.14
    • /
    • pp.55-62
    • /
    • 1998
  • One of the major changes in the information era is that the concept of workplace is changing, Therefore this research is to provide basic data for future home office design by surveying office workers's opinions about preferred design for home office. This research is based on a survey of 215 office workers in Seoul. The major findings are ; Office workers prefer an isolated type of workplace that is arranged by U-shped workstation at home. Office workers preferred ivory color of walls and ceiling in home office, Brown color for the floor and brown ivory beige green and grey colors are preferred for the furniture. For home office furniture office workers put to an importance on desk chair computer table cabinet filbox sofa mobil lack credenza, and tea table.

  • PDF

A Bit of Factory Automation : Manufacturing Cost Estimation Using Group Technology (공장 자동화에 관한 소고 : 그룹 테크놀로지를 이용한 생산원가 추정)

  • Lee, Sung-Youl
    • Journal of Korean Institute of Industrial Engineers
    • /
    • v.15 no.2
    • /
    • pp.77-86
    • /
    • 1989
  • A fully automated cost estimation system(FACES) has been developed. Since speed, accuracy, and consistency are essential factors in automating a cost estimation, the use of computers in cost estimation system(CES) has grown rapidly in the last few years. FACES is a micro computer based cost estimation system that employs a manufacturing knowledge base. A Group Technology(GT) based part classification and coding(C&C) scheme is used to automate the process planning aspects of cost estimation. Variant process planning methods are employed to generate workstation routings from form features of the part. The system has been tested for an assembly of six machined parts. Results indicate that the system could provide a substantial improvement in accuracy, productivity, and performance over the more traditional full dialog approach to cost estimation. It also provides a good foundation for a factory automation by using a common GT based database through design to production.

  • PDF

A Study on the Channel Noise on VDT Workstation (VDT 작업환경에서 경로노이즈에 관한 연구)

  • Kwon, Kyu-Sik;Choi, Chul
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.25 no.1
    • /
    • pp.71-77
    • /
    • 2002
  • This study deals with noise occurring in the process of human information transmission. Human process many kinds of information by receiving them from the outside or using their own thought and express the processed information to the outside by acting. In this process, Channel Noise ($C_N$) is defined as the characteristics of noise generating the incomplete result for the external stimulus. To evaluate $C_N$, keyboard-typing experiment has been performed to the 87 subjects. In this experiment, the subject consists of college students who have abundant experience in computer usage. In the experiment, there were some cases that typing order was unconsciously reversed. In this study, we deal with only these cases since these cases can be used as important data to study humans information transmission system.

Design of A Force-Reflecting Device and Embedded Controller

  • Kim, Dae-Hyun;Moon, Cheol-Hong;Choi, Han-Soo;Kim, Yeong-Dong
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2005.06a
    • /
    • pp.2397-2401
    • /
    • 2005
  • It is well understood that force reflecting coupled with visual display can be an important two-way communication channel in human-computer interaction. In this work, important components for a high-fidelity system bandwidth are force reflecting device and that all the computations including contact determination and response computation have to be performed in less than a millisecond. This paper describes a force-reflecting device and an embedded controller. The realized force-reflecting device is based on a novel serial type mechanical structure, and features compactness, high sustained output force capability, low friction, zero backlash, and enough workspace. The embedded controller reduces software computational load via main processor and simplifies hardware strictures by the time-division control. The device is integrated with existing dynamic simulation algorithms running separate workstation, so that objects can be manipulated in real time and the corresponding forces felt back by the operator.

  • PDF

Design of A On-Chip Caches for RISC Processors (RISC 프로세서 On-Chip Cache의 설계)

  • 홍인식;임인칠
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.27 no.8
    • /
    • pp.1201-1210
    • /
    • 1990
  • This paper proposes on-chip instruction and data cache memories on RISC reduced instruction set computer) architecture which supports fast instruction fetch and data read/write, and enables RISC processor under research to obtain high performance. In the execution of HLL(high level language) programs, heavily used local scalar variables are stored in large register file, but arrays, structures, and global scalar variables are difficult for compiler to allocate registers. These problems can be solved by on-chip Instruction/Data cache. And each cycle of instruction fetch, pad delay causes the lowering of the processors's performance. Cache memories are designed in CMOS technology and SRAM(static-RAM), that saves layout area and power dissipation, is used for instruction and data storage. To speed up and support RISC processor's piplined architecture efficiently, hardwired logic technology is used overall circuits i cache blocks. The schematic capture and timing simulation of proposed cache memorises are performed on Apollo DN4000 workstation using Mentor Graphics CAD tools.

  • PDF