• Journal of Power Electronics
• /
• v.19 no.2
• /
• pp.560-568
• /
• 2019

This paper studies the inherent relationship between currents and zero-sequence components. Then a precise algorithm is proposed to calculate the injected zero-sequence component to control the DC-Link neutral-point voltage balance, which can result in a more efficient and flexible neutral point voltage balance with a desirable performance. In addition, it is shown that carried-based PWM with the calculated zero-sequence component scheme can be equivalent to space-vector pulse-width modulation (SVPWM). Based on the proposed method, the optimal zero-sequence component of the feasible modulation indices is analyzed. In addition, the unbalanced load limitation of the DC-Link neutral-point voltage balance control is also revealed. Simulation and experimental results are shown to verify the validity and practicality of the proposed algorithm.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.10 no.9
• /
• pp.4287-4306
• /
• 2016

Network resilience provides an effective way to overcome the problem of network failure and is crucial to Internet protocol (IP) network management. As one of the main challenges in network resilience, recovering from link failure is important to maintain the constancy of packets being transmitted. However, existing failure recovery approaches do not handle the traffic engineering problem (e.g., tuning the routing-protocol parameters to optimize the rerouting traffic flow), which may cause serious congestions. Moreover, as the lack of QoS (quality of service) restrictions may lead to invalid rerouting traffic, the QoS requirements (e.g., bandwidth and delay) should also be taken into account when recovering the failed links. In this paper, we first develop a probabilistically correlated failure model that can accurately reflect the correlation between link failures, with which we can choose reliable backup paths (BPs). Then we construct a mathematical model for the failure recovery problem, which takes maximum rerouting traffic as the optimizing objective and the QoS requirements as the constraints. Moreover, we propose a heuristic algorithm for link failure recovery, which adopts the improved k shortest path algorithm to splice the single BP and supplies more protection resources for the links with higher priority. We also prove the correctness of the proposed algorithm. Moreover, the time and space complexity are also analyzed. Simulation results under NS2 show that the proposed algorithm improves the link failure recovery rate and increases the QoS satisfaction rate significantly.

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.53-54
• /
• 2012

본 논문에서는, 전기 자동차용 인버터의 DC Link에 사용되는 Film Capacitor의 최적 용량 선정 방법을 제시한다. 이를 위해 Film Capacitor의 동작 온도에 따른 기대수명, 전류 내량, 전압 내량 등을 고려하며, 실제 적용사례를 들어 검증한다.

• Journal of Power Electronics
• /
• v.15 no.6
• /
• pp.1421-1428
• /
• 2015

The efficiency and reliability of the dual-buck inverter (DBI) were greatly improved by eliminating the shoot-through problem and optimally designing the freewheeling diode. The traditional DBI suffers from large harmonic components with low output voltage and large capacity output filter inductor. To overcome the aforementioned disadvantages, a modified DBI (MBDI) was proposed by adopting a quasi-resonant link and pulse density modulation (PDM). This paper first introduces the working principle of the MBDI and PDM, and then the selection principle of system parameters is presented. Finally, a mathematical model of the MBDIis built, and an experiment prototype is set up. Simulation and experimental results verify the correctness of the theoretical analysis and the feasibility of the scheme.

• Journal of Sensor Science and Technology
• /
• v.28 no.5
• /
• pp.284-288
• /
• 2019

A calibration-free analog neuron circuit is proposed as a viable alternative to the power hungry digital neuron in implementing a deep neural network. The conventional analog neuron requires calibrations because a voltage-mode link is used between the soma and the synapse, which results in significant uncertainty in terms of current mapping. In this work, a current-mode link is used to establish a robust link between the soma and the synapse against the variations in the process and interconnection impedances. The increased hardware owing to the adoption of the current-mode link is estimated to be manageable because the number of neurons in each layer of the neural network is typically bounded. To demonstrate the utility of the proposed analog neuron, a simple neural network with $4{\times}7{\times}3$ architecture has been designed for classifying iris flowers. The chip is now under fabrication in 0.35 mm CMOS technology. Thus, the proposed true current-mode analog neuron can be a practical option in realizing power-efficient neural networks for edge computing.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.6
• /
• pp.1944-1953
• /
• 2014

This paper shows the design and control methods of the bidirectional DC-DC converter to generate the proper DC-link voltage of a PMSM drive. Conventionally, because the controllable power of the PWM based voltage source inverter is limited by its DC-link voltage, the DC-DC converter is used for boosted DC-link voltage if the inverter source cannot generate enough operating voltage for the PMSM drive. In this paper, to obtain more utilization of this DC-DC converter, optimal DC-link voltage control for PMSM drive will be explained. First, the process and current path of the DC-DC converter will be illustrated, and a control method of this converter for variable DC-link voltage will then be explained. Finally, an improvement analysis of the optimal DC-link voltage control method, especially on the deadtime effect, will be explained. The DC-DC converter of the proposed control method is verified by the experiments by comparing with the conventional constant voltage control method.

• The Journal of Asian Finance, Economics and Business
• /
• v.7 no.8
• /
• pp.15-23
• /
• 2020

Based on the theoretical underpinnings of the agency theory and liquidity theory, the purpose of this study is to show how managers who want to enhance the performance of Pakistan's non-financial sector can use liquidity policy in relation to corporate governance. Nowadays, Pakistan is facing a severe liquidity crisis; this study contributes by examining the mediating role of liquidity on the link of corporate governance-performance. We use data from 63 firms from 2010 to 2018, excluding 17 outliers. To analyze the data, we use the Seemingly Unrelated Regression (SURE) model and nlcom-Stata test. Our findings support the mediating role of liquidity on the link between corporate governance and performance. In addition, the results show that corporate governance improves performance. Furthermore, the study supports a significant positive association of liquidity and performance. For robustness, we use two performance variables - return on assets (ROA) and Tobin's q (TQ) - where ROA represents full mediation and TQ indicates partial mediation. This study helps to use liquidity policy to strengthen the inside and outside dimensions of corporate governance mechanisms that improve the performance of firms. Overall, these findings suggest better disclosure, transparency, and solutions to auditing issues that add value to the firms.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.10 no.4
• /
• pp.1590-1610
• /
• 2016

The challenge of penetrating obstacles along with impact from weak multipath effects makes 60GHz signal very difficult to be transmitted in non-line of sight (NLOS) channel. So 60GHz system is vulnerable to obstructions and thus likely results in link interruption. While the application of cooperative technology to solve link blockage problemin 60GHz system should consider the characteristic of directional transmission for 60GHz signal. Therefore in this paper a system is proposed to solve the link blockage problem in 60GHz NLOS communication environment based on the concept of cooperation and also the beamforming technology, which is the basis of directional transmission for 60GHz communication system. The process of anti-blockage solution with cooperative communication is presented in detail, and the fast switching and recovery schemes are well designed. The theoretical values of symbol error rate (SER) using decode and forward (DF) cooperation and amplify and forward (AF) cooperation are presented respectively when the common channel interference exists. Simulation results demonstrate that the performance based on DF cooperation is better than the performance based on AF cooperation when directional transmission is used.

• Proceedings of the KIPE Conference
• /
• 2002.07a
• /
• pp.343-346
• /
• 2002

In recent, complex SVPWM (Space Vector PWM) algorithm can be easily implemented by high performance microprocessor and DSP. Various SVPWM techniques are widely studied due to the advantages of low harmonic distortion and high use ratio of D.C. link voltage. Most of various studies for improving of VS-PWM inverter performance are concentrated about switching pattern and zero pulse pattern split algorithms. However, dc link voltage that is determined at rated load and speed conditions is not proper in the low speed and under rated load. In this paper, analysis of current ripple with digitally implemented SVPWM inverter is introduced according to link voltage. The optimal link voltage in the designed inverter system and load condition is provided in order to suppress output voltage error and current ripple. As remaining the effective voltage vector interval per sampling period sufficiently, additional voltage error and current ripple are suppressed. The proposed algorithm is verified through digital simulation and experimental results.

• IE interfaces
• /
• v.16 no.spc
• /
• pp.14-20
• /
• 2003

This paper presents a multi-criteria decision model and Multi-Criteria Generic Algorithm(MCGA) approach to improve backbone topology by leveraging the Virtual Link(VL) system in an hierarchical Link-State(LS) routing domain. Given that the sound backbone topology structure has a great impact on the overall routing performance in an hierarchical LS domain, the importance of this research is evident. The proposed decision model is to find an optimal configuration of VLs that properly meets two-pronged engineering goals in installing and maintaining VLs: i.e., operational costs and network reliability. The experiment results clearly indicates that it is essential to the effective operations of hierarchical LS routing domain to consider not only engineering aspects but also specific benefits from systematical layout of VLs, thereby presenting the validity of the decision model and MCGA.