• Title/Summary/Keyword: Clock Synchronization

Search Result 229, Processing Time 0.03 seconds

Design of Clock Synchronization Scheme for Pseudolite (의사위성 시각동기 기법 설계)

  • Lee, Ju Hyun;Hwang, Soyoung;Yu, Dong-Hui;Lee, Sang Jeong
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.17 no.6
    • /
    • pp.1312-1317
    • /
    • 2013
  • Pseudolite is a contraction of the term "pseudo-satellite", used to refer to something that is not a satellite which performs a function commonly in the domain of satellites. Pseudolite are most often small transceivers that are used to create a local, ground-based GPS alternative. Pseudo-range measurement of pseudolite has around 300m range error, when time synchronization error of $1{\mu}sec$ occurs. Therefore the time synchronization methods play an important part in navigation augmentation using pseudolite. This paper proposes three clock synchronization methods that are installation method of pseudolite station, method using KRISS-UTC and method using PRN code phase difference for pseudolite. The simulation platform structure is presented for evaluating proposed clock synchronization performance.

A MB-OFDM UWB Receive Design and Evaluation Using 4. Parallel Synchronization Architecture (4 병렬 동기 구조를 이용한 MB-OFDM UWB 수신기 설계 및 평가)

  • Shin Cheol-Ho;Choi Sangsung;Lee Hanho;Pack Jeong-Ki
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.11 s.102
    • /
    • pp.1075-1085
    • /
    • 2005
  • The purpose of this paper is to design the architecture for synchronization of MB-OFDM UWB system that is being processed the standardization for Alt-PHY of WPAN(Wireless Personal Area Network) at IEEE802.15.3a and to analyze the implementation loss due to 4 parallel synchronization architecture for design or link margin. First an overview of the MB-OFDM UWB system based on IEEE802.15.3a Alt-PHY standard is described. The effects of non-ideal transmission conditions of the MB-OFDM UWB system including carrier frequency offset and sampling clock offset are analyzed to design a full digital architecture for synchronization. The synchronization architecture using 4-parallel structure is then proposed to consider the VLSI implementation including algorithms for carrier frequency offset and sampling clock offset to minimize the effects of synchronization errors. The overall performance degradation due to the proposed synchronization architecture is simulated to be with maximum 3.08 dB of the ideal receiver in maximum carrier frequency offset and sampling clock offset tolerance fir MB-OFDM UWB system.

Time Synchronization Algorithm using the Clock Drift Rate and Reference Signals Between Two Sensor Nodes (클럭 표류율과 기준 신호를 이용한 두 센서 노드간 시간 동기 알고리즘)

  • Kim, Hyoun-Soo;Jeon, Joong-Nam
    • The KIPS Transactions:PartC
    • /
    • v.16C no.1
    • /
    • pp.51-56
    • /
    • 2009
  • Time synchronization algorithm in wireless sensor networks is essential to various applications such as object tracking, data encryption, duplicate detection, and precise TDMA scheduling. This paper describes CDRS that is a time synchronization algorithm using the Clock Drift rate and Reference Signals between two sensor nodes. CDRS is composed of two steps. At first step, the time correction is calculated using offset and the clock drift rate between the two nodes based on the LTS method. Two nodes become a synchronized state and the time variance can be compensated by the clock drift rate. At second step, the synchronization node transmits reference signals periodically. This reference signals are used to calculate the time difference between nodes. When this value exceeds the maximum error tolerance, the first step is performed again for resynchronization. The simulation results on the performance analysis show that the time accuracy of the proposed algorithm is improved, and the energy consumption is reduced 2.5 times compared to the time synchronization algorithm with only LTS, because CDRS reduces the number of message about 50% compared to LTS and reference signals do not use the data space for timestamp.

Improved MAC Protocol Synchronization Algorithm using Compensating value in Wireless Mesh Networks (무선메쉬네트워크환경에서 보정계수를 이용한 MAC프로토콜 동기화 개선 알고리즘)

  • Yun, Sang-Man;Lee, Soon-Sik;Lee, Sang-Wook;Jeon, Seong-Geun;Lee, Woo-Jae
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.10
    • /
    • pp.2218-2226
    • /
    • 2009
  • TDMA based MAC protocol supporting wireless mesh network has many advantage rather than 802.11 DCF/EDCA protocol based on packet. But TDMA based MAC protocol require new synchronization method because of mobile point oscillator's difference, and distributed environments. This thesis propose synchronization method for TDMA based MAC protocol. It divides MP(Mobile Points) states into 4 types. If MP is in sync mode, it schedules TDMA local start time in time skew interval using beacon. It proposes compensation algorithms to compensate time skew caused by clock drift. This proposal show that general time error and clock drift rate value reduced and get synchronized result.

Design and implementation of the synchronization circuit for OFDM system without synchronization preambles (동기 프리엠블이 없는 OFDM 시스템의 동기회로 설계 및 구현)

  • 남우춘;한영열
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.22 no.5
    • /
    • pp.1045-1057
    • /
    • 1997
  • In this paper, we propose an algorithm of block synchronization that uses data withoug synchronization preambles. Block synchronization systems is implemented using the DSP chip employing the proposed algorithm. The data spread of the DFT blocks is proportional to the offset of DFT block and this information is used to achieve the block synchronization in the receiver. The initial bleock synchronization and the clock synchronization between transmitter and receiver are achieved using the early-late removal of the guard interval. The hardware implmentation is carried out using the DSP chip TM320C30 to verify the proposed block synchronization algorithm with the data rate 1200bps. The DSP chip calculates the spread of the 128 complex FFT in the receiver with the system clock 30MHz. It is believed that the proposed synchronization algorithm can be used in the design of OFDM block synchronization with the high processing DSP chip.

  • PDF

Fault Tolerant Clock Management Scheme in Sensor Networks (센서 네트워크에서 고장 허용 시각 관리 기법)

  • Hwang So-Young;Baek Yun-Ju
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.9A
    • /
    • pp.868-877
    • /
    • 2006
  • Sensor network applications need synchronized time to the highest degree such as object tracking, consistent state updates, duplicate detection, and temporal order delivery. In addition, reliability issues and fault tolerance in sophisticated sensor networks have become a critical area of research today. In this paper, we proposed a fault tolerant clock management scheme in sensor networks considering two cases of fault model such as network faults and clock faults. The proposed scheme restricts the propagation of synchronization error when there are clock faults of nodes such as rapid fluctuation, severe changes in drift rate, and so on. In addition, it handles topology changes. Simulation results show that the proposed method has about $1.5{\sim}2.0$ times better performance than TPSN in the presence of faults.

Continuous Clock Synchronization and Packet Loss Tolerance Scheme for Enhancing Performance of Reference Broadcast Synchronization (RBS 성능향상을 위한 연속 클럭 동기화 및 패킷 손실 보상 기법)

  • Do, Trong-Hop;Park, Konwon;Jung, Jaein;Yoo, Myungsik
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.39B no.5
    • /
    • pp.296-303
    • /
    • 2014
  • Reference Broadcast Synchronization (RBS) is one of the most prominent synchronization protocols in wireless sensor nework. Given that the broadcasting medium is available, RBS can give very high accuracy of synchronization. However, RBS uses instantaneous synchronization and results in time discontinuity, which might cause serious faults in the distributed system. Also, RBS lacks packet loss tolerance, which brings about degraded performance in severe conditions of wireless channel. In this paper, the problem of time discontinuity in RBS is pointed out and the effect of packet loss on the performance of RBS is examined. Then, a continuous synchronization and a packet loss tolerance mechanism for RBS are proposed, and the result is verified through simulations.

Realtime Clock Skew Estimator for Time Synchronization in Wireless Sensor Networks of WUSB and WBAN (무선 센서네트워크에서의 시각동기를 위한 실시간 클럭 스큐 추정)

  • Hur, Kyeong
    • Journal of Korea Multimedia Society
    • /
    • v.15 no.11
    • /
    • pp.1391-1398
    • /
    • 2012
  • Time synchronization is crucial in wireless sensor networks such as Wireless USB and WBAN for diverse purposes from the MAC to the application layer. This paper proposes online clock skew estimators to achieve energy-efficient time synchronization for wireless sensor networks. By using recursive least squares estimators, we not only reduce the amount of data which should be stored locally in a table at each sensor node, but also allow offset and skew compensations to be processed simultaneously. Our skew estimators can be easily integrated with traditional offset compensation schemes. The results of simulation and experiment show that the accuracy of time synchronization can be greatly improved through our skew compensation algorithm.

Revisiting Clock Synchronization Problems: Static and Dynamic Constraint Transformation for Correct Timing Enforcement (실시간 제약 조건의 동적/정적 변화를 통한 클록 동기화 문제 해결)

  • 유민수;홍성수
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 1998.10a
    • /
    • pp.68-70
    • /
    • 1998
  • 본 논문에서는 클록들을 주기적으로 동기화하는 분산 실시간 시스템에서 주어진 태스크의 시간 제약(timing constraint)을 변환시는 구가지 기법을 제안한다. 전형적인 이산 클록 동기화(discrete clock synchronization)알고리즘은 클록의 값을 순간적으로 보정(correct)하여 클록의 시간이 불연속적으로 진행학 한다. 이러한 시간상의 불연속성은 태스크의 시작제한시간(release time)이나 종료시한(deadline)과 같은 이벤트를 잃어버리거나 다시 발생시키는 오류를 범하게 한다. 클록 시간의 불연속성을 피하기 위해 일반적으로 연속 클록 동기화(continuous clock synchronization) 기법이제안되었지만 소프트웨어적으로 구현되기에는 많은 오버헤드를 유발시키는 문제점이 있다. 이에 따라 연속 클록 동기화는 PLL (Phase-Locked Loop)을 이용한 별도의 하드웨어를 사용하는 것이 보통이다. 본 논문에서는 연속 클록 동기화 기법을 사용하는 대신, 태스크의 시간 제약을 동적으로 변환시키는 DCT (Dynamic Constraint Transformation) 기법을 제안하였다. DCT는 소프트웨어 으로 구현이 가능하여 새로운 하드웨어를 필요로 하지 않으며, 이를 통해 기존의 이산적으로 동기화된 시스템에서 클록 시간의 불연속성에 의한 문제점들을 해결할 수 있다. 또 다른 문제점으로서, 클록의 물리적인 특성으로 인해 동기화된 클록들이 상한된(bounded from the above)오차(skew)를 갖는다는 것이다. 이러한 오차는 지역 클록(local clock)에 대해 만족될 수 있는 임의의 실기간 제약 조건이 전역 클록(global clock)에 대해서는 만족되지 않을 수 있음을 의미한다. 본 논문에서는 이를 위해 먼저 두 가지의 스케줄링 가능성, 지역적 스케줄링 가능서(local schedulability)과 전역적 스케줄링 가능성(global schedulability)을 정의하고, 실시간 제약을 정적으로 변환시키는 SCT (Static Constraint Transformation)기법을 제안하였다. SCT를 통해 지역적으로 스케줄링 가능한 태스크는 전역적으로 스케줄링이 가능하므로, 단지 지역적 스케줄링 가능성만을 검사하면서 스케줄링 문제를 해결할 수 있도록 하였다.

  • PDF

Efficient Clock Synchronization Schemes for Enhancing Error Performance of OFDM Wireless Multimedia Communication Systems (OFDM 무선 멀티미디어 통신 시스템의 오율성능 향상을 위한 효율적인 샘플링 클럭 동기방식)

  • 김동옥;윤종호
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.7 no.1
    • /
    • pp.69-74
    • /
    • 2003
  • In this paper, we propose the synchronization recovery algorithm which is suitable to wireless Multimedia of wireless channel situation which is being used OFDM signaling method. The basic of the suggested clock synchronization. restoration Algorithm is to getting the shock response of channel or getting the multipath strength profile through IFTT after the getting the frequency, response of deducted channel from channel deducted of receiver and to trace the location in the channel energy concentrated area of timing area. And it also analysis the start point of 64-QAM and 16-QAM if the sampling clock offset has the sample of ${\pm}$ 1-3, and we identified the occurance of performance deterioration when occures more than 2 samples of offset to compare with star point and BER performance in optimum sampling point result of BER performance checking, and we know that the recovery algorithm proposed algorithm also provide excellent synchronization characteries under frequency, selecting fading channel as result of simulation.