• Title/Summary/Keyword: Circuit design

Search Result 5,400, Processing Time 0.036 seconds

Design of Image Extraction Hardware for Hand Gesture Vision Recognition

  • Lee, Chang-Yong;Kwon, So-Young;Kim, Young-Hyung;Lee, Yong-Hwan
    • Journal of Advanced Information Technology and Convergence
    • /
    • v.10 no.1
    • /
    • pp.71-83
    • /
    • 2020
  • In this paper, we propose a system that can detect the shape of a hand at high speed using an FPGA. The hand-shape detection system is designed using Verilog HDL, a hardware language that can process in parallel instead of sequentially running C++ because real-time processing is important. There are several methods for hand gesture recognition, but the image processing method is used. Since the human eye is sensitive to brightness, the YCbCr color model was selected among various color expression methods to obtain a result that is less affected by lighting. For the CbCr elements, only the components corresponding to the skin color are filtered out from the input image by utilizing the restriction conditions. In order to increase the speed of object recognition, a median filter that removes noise present in the input image is used, and this filter is designed to allow comparison of values and extraction of intermediate values at the same time to reduce the amount of computation. For parallel processing, it is designed to locate the centerline of the hand during scanning and sorting the stored data. The line with the highest count is selected as the center line of the hand, and the size of the hand is determined based on the count, and the hand and arm parts are separated. The designed hardware circuit satisfied the target operating frequency and the number of gates.

Magnetic field distribution in steel objects with different properties of hardened layer

  • Byzov, A.V.;Ksenofontov, D.G.;Kostin, V.N.;Vasilenko, O.N.
    • Advances in Computational Design
    • /
    • v.7 no.1
    • /
    • pp.57-68
    • /
    • 2022
  • A simulation study of the distribution of magnetic flux induced by a U-shaped electromagnet into a two-layer massive object with variations in the depth and properties of the surface layer has been carried out. It has been established that the hardened surface layer "pushes" the magnetic flux into the bulk of the magnetized object and the magnetic flux penetration depth monotonically increases with increasing thickness of the hardened layer. A change in the thickness and magnetic properties of the surface layer leads to a redistribution of magnetic fluxes passing between the poles of the electromagnet along with the layer and the bulk of the steel object. In this case, the change in the layer thickness significantly affects the magnitude of the tangential component of the field on the surface of the object in the interpolar space, and the change in the properties of the layer affects the magnitude of the magnetic flux in the magnetic "transducer-object" circuit. This difference in magnetic parameters can be used for selective testing of the surface hardening quality. It has been shown that the hardened layer pushes the magnetic flux into the depth of the magnetized object. The nominal depth of penetration of the flow monotonically increases with an increase in the thickness of the hardened layer.

A study on imaging device sensor data QC (영상장치 센서 데이터 QC에 관한 연구)

  • Dong-Min Yun;Jae-Yeong Lee;Sung-Sik Park;Yong-Han Jeon
    • Design & Manufacturing
    • /
    • v.16 no.4
    • /
    • pp.52-59
    • /
    • 2022
  • Currently, Korea is an aging society and is expected to become a super-aged society in about four years. X-ray devices are widely used for early diagnosis in hospitals, and many X-ray technologies are being developed. The development of X-ray device technology is important, but it is also important to increase the reliability of the device through accurate data management. Sensor nodes such as temperature, voltage, and current of the diagnosis device may malfunction or transmit inaccurate data due to various causes such as failure or power outage. Therefore, in this study, the temperature, tube voltage, and tube current data related to each sensor and detection circuit of the diagnostic X-ray imaging device were measured and analyzed. Based on QC data, device failure prediction and diagnosis algorithms were designed and performed. The fault diagnosis algorithm can configure a simulator capable of setting user parameter values, displaying sensor output graphs, and displaying signs of sensor abnormalities, and can check the detection results when each sensor is operating normally and when the sensor is abnormal. It is judged that efficient device management and diagnosis is possible because it monitors abnormal data values (temperature, voltage, current) in real time and automatically diagnoses failures by feeding back the abnormal values detected at each stage. Although this algorithm cannot predict all failures related to temperature, voltage, and current of diagnostic X-ray imaging devices, it can detect temperature rise, bouncing values, device physical limits, input/output values, and radiation-related anomalies. exposure. If a value exceeding the maximum variation value of each data occurs, it is judged that it will be possible to check and respond in preparation for device failure. If a device's sensor fails, unexpected accidents may occur, increasing costs and risks, and regular maintenance cannot cope with all errors or failures. Therefore, since real-time maintenance through continuous data monitoring is possible, reliability improvement, maintenance cost reduction, and efficient management of equipment are expected to be possible.

Design of a Low EMI Data Transmitter for In-Vehicle Communications (낮은 전자기 간섭 특성을 가진 차내 통신을 위한 데이터 송신기 설계)

  • Jun-Young Park;Hyun-Kyu Jeon;Won-Young Lee
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.18 no.4
    • /
    • pp.571-578
    • /
    • 2023
  • In this paper, we propose a low EMI data transmitter employing a delay-locked loop for vehicles. For the low EMI characteristic, the transmitter has been designed to have low slew rate and employs the delay-locked loop to correct the amount of change in the slew rate due to process variations. According to simulation results, the proposed transmitter which the delay-locked loop has smaller slew rate change as compared to the conventional transmitter. The proposed circuit has been designed with a 65nm process technology and the data rate is 20Mbps with a supply voltage of 1.1V. As compared to a conventional transmitter, the proposed transmitter shows that variations of the slew rate become 53.6% lower in a fast condition and 13.07% lower in a slow condition.

Development of a Thermoplastic Composite Parabolic Antenna Reflector using Automated Fiber Placement Method (자동섬유적층법을 이용한 열가소성 복합재료 접시형 안테나 반사판 개발)

  • Kim, Jin-Bong;Kim, Tae-Wook
    • Composites Research
    • /
    • v.19 no.1
    • /
    • pp.15-21
    • /
    • 2006
  • It is very difficult to make complex 3 dimensional curved-shape composite laminates using the advanced unidirectional composite prepregs. This study shows development process of subscale composite parabolic antenna reflector using unidirectional AS4/PEEK prepreg tapes. The AS4/PEEK thermoplastic composite materials are known to have good thermal and chemical stabilities in addition to their high specific strength and modulus. Various lamination methods were investigated through finite element analyses to make up the laminate design of the reflector. The automated fiber placement method was used to fabricate the reflector. The thermal expansion test using full-bridge strain gage circuits was done to verity the performance of the composite product.

Construction and basic performance test of an ICT-based irrigation monitoring system for rice cultivation in UAE desert soil

  • Mohammod, Ali;Md Nasim, Reza;Shafik, Kiraga;Md Nafiul, Islam;Milon, Chowdhury;Jae-Hyeok, Jeong;Sun-Ok, Chung
    • Korean Journal of Agricultural Science
    • /
    • v.48 no.4
    • /
    • pp.703-718
    • /
    • 2021
  • An irrigation monitoring system is an efficient approach to save water and to provide effective irrigation scheduling for rice cultivation in desert soils. This research aimed to design, fabricate, and evaluate the basic performance of an irrigation monitoring system based on information and communication technology (ICT) for rice cultivation under drip and micro-sprinkler irrigation in desert soils using a Raspberry Pi. A data acquisition system was installed and tested inside a rice cultivating net house at the United Arab Emirates University, Al-Foah, Al-Ain. The Raspberry Pi operating system was used to control the irrigation and to monitor the soil water content, ambient temperature, humidity, and light intensity inside the net house. Soil water content sensors were placed in the desert soil at depths of 10, 20, 30, 40, and 50 cm. A sensor-based automatic irrigation logic circuit was used to control the actuators and to manage the crop irrigation operations depending on the soil water content requirements. A developed webserver was used to store the sensor data and update the actuator status by communicating via the Pi-embedded Wi-Fi network. The maximum and minimum average soil water contents, ambient temperatures, humidity levels, and light intensity values were monitored as 33.91 ± 2 to 26.95 ± 1%, 45 ± 3 to 24 ± 3℃, 58 ± 2 to 50 ± 4%, and 7160-90 lx, respectively, during the experimental period. The ICT-based monitoring system ensured precise irrigation scheduling and better performance to provide an adequate water supply and information about the ambient environment.

Design Of Minimized Wiring XOR gate based QCA Half Adder (배선을 최소화한 XOR 게이트 기반의 QCA 반가산기 설계)

  • Nam, Ji-hyun;Jeon, Jun-Cheol
    • Asia-pacific Journal of Multimedia Services Convergent with Art, Humanities, and Sociology
    • /
    • v.7 no.10
    • /
    • pp.895-903
    • /
    • 2017
  • Quantum Cellular Automata(QCA) is one of the proposed techniques as an alternative solution to the fundamental limitations of CMOS. QCA has recently been extensively studied along with experimental results, and is attracting attention as a nano-scale size and low power consumption. Although the XOR gates proposed in the previous paper can be designed using the minimum area and the number of cells, there is a disadvantage that the number of added cells is increased due to the stability and the accuracy of the result. In this paper, we propose a gate that supplement for the drawbacks of existing XOR gates. The XOR gate of this paper reduces the number of cells by arranging AND gate and OR gate with square structure and propose a half-adder by adding two cells that serve as simple inverters using the proposed XOR gate. Also This paper use QCADesginer for input and result accuracy. Therefore, the proposed half-adder is composed of fewer cells and total area compared to the conventional half-adder, which is effective when used in a large circuit or when a half - adder is needed in a small area.

Study on the Ku band Solid-State Power Amplifier(SSPA) through the 40 W-grade High Power MMIC Development and the Combination of High Power Modules (40 W급 고출력 MMIC 개발과 고출력 증폭기 모듈 결합을 통한 Ku 밴드 반도체형 송신기(SSPA) 개발에 관한 연구)

  • Kyoungil Na;Jaewoong Park;Youngwan Lee;Hyeok Kim;Hyunchul Kang;SoSu Kim
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.26 no.3
    • /
    • pp.227-233
    • /
    • 2023
  • In this paper, to substitute the existing TWTA(Travailing Wave Tube Amplifier) component in small radar system, we developed the Ku band SSPA(Solid-State Power Amplifier) based on the fabrication of power MMIC (Monolithic Microwave Integrated Circuit) chips. For the development of the 500 W SSPA, the 40 W-grade power MMIC was designed by ADS(Advanced Design System) at Keysight company with UMS GH015 library, and was processed by UMS foundry service. And 70 W main power modules were achieved the 2-way T-junction combiner method by using the 40 W-grade power MMICs. Finally, the 500 W SSPA was fabricated by the wave guide type power divider between the drive power amplifier and power modules, and power combiner with same type between power modules and output port. The electrical properties of this SSPA had 504 W output power, -58.11 dBc spurious, 1.74 °/us phase variation, and -143 dBm/Hz noise level.

Design of a Comparator with Improved Noise and Delay for a CMOS Single-Slope ADC with Dual CDS Scheme (Dual CDS를 수행하는 CMOS 단일 슬로프 ADC를 위한 개선된 잡음 및 지연시간을 가지는 비교기 설계)

  • Heon-Bin Jang;Jimin Cheon
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.16 no.6
    • /
    • pp.465-471
    • /
    • 2023
  • This paper proposes a comparator structure that improves the noise and output delay of a single-slope ADC(SS-ADC) used in CMOS Image Sensor (CIS). To improve the noise and delay characteristics of the output, a comparator structure using the miller effect is designed by inserting a capacitor between the output node of the first stage and the output node of the second stage of the comparator. The proposed comparator structure improves the noise, delay of the output, and layout area by using a small capacitor. The CDS counter used in the single slop ADC is designed using a T-filp flop and bitwise inversion circuit, which improves power consumption and speed. The single-slope ADC also performs dual CDS, which combines analog correlated double sampling (CDS) and digital CDS. By performing dual CDS, image quality is improved by reducing fixed pattern noise (FPN), reset noise, and ADC error. The single-slope ADC with the proposed comparator structure is designed in a 0.18-㎛ CMOS process.

Design and Amplitude Modulation Characteristics with Bias of Class J Power Amplifier for CSB (CSB용 J급 전력증폭기 설계 및 바이어스에 따른 진폭 변조 특성)

  • Su-kyung Kim;Kyung-Heon Koo
    • Journal of Advanced Navigation Technology
    • /
    • v.27 no.6
    • /
    • pp.849-854
    • /
    • 2023
  • In this paper, a high-efficiency power amplifier was designed by applying the operating point Class J using LDMOS(laterally diffused metal oxide semiconductor) and optimizing the output matching circuit so that the second harmonic impedance becomes the reactance impedance. The designed power amplifier has a frequency of 108 ~ 110 MHz, Characteristics of PAE(power added efficiency) is 71.5% at PSAT output (54.5 dBm), 55.5% at P1dB output (51.5 dBm), and 24.38% at 45 dBm. The CSB(carrier with sideband) amplifier, which is the reference signal in the spatial modulation method, has an operating output of 45 dBm ~ 35 dBm, and linear SDM(sum in the depth of modulation) characteristics(40% ± 0.3%) were obtained. We measure the characteristics in amplitude modulation according to the bias operating point of the power amplifier for CSB and propose the optimal operating point to obtain linear modulation characteristics.